期刊文献+

微处理器随机测试程序生成器 被引量:3

Random test program generator for microprocessor functional verification
下载PDF
导出
摘要 CRTPG(Constraint-based Random Test Program Generator)是一个基于约束的随机测试程序生成器。它采用约束满足(Constraint Satisfaction)的方法来产生满足不同测试需求的随机测试程序,用于微处理器的功能验证。详尽描述了CRTPG的结构和基于约束的随机测试程序生成方法,特别是利用分层的CSP约束网络实现了程序结构的控制。 CRTPG (Constraint-based Random Test Program Generator) is a constraint-based random test program generator which uses constraint satisfaction method to generate various random test programs for microprocessor functional verification. CRTPG's architecture and algorithm of random generation based on constrants, especially two-level CSP constraint network which implements the control of program flow, are described.
出处 《计算机工程与设计》 CSCD 2004年第9期1444-1446,1503,共4页 Computer Engineering and Design
基金 国家863高技术计划基金(2002AA1Z030)
关键词 随机测试 微处理器 生成器 约束满足 程序结构 生成方法 功能验证 CSP 分层 描述 functional verification random test constraint satisfaction program (CSP)
  • 相关文献

参考文献9

  • 1Aharon Aharon, Dave Goodman, Moshe Levinger, et al. Test program generation for functional verification of powerpc processors in IBM[C]. Proceedings of the 32nd Design Automation Conference, 1995. 279-285.
  • 2Bin E, Emek R, Shurek G, et al. Using a constraint satisfaction formulation and solution techniques for random test program generation[J]. IBM Systems Journal,2002, 41 (3).
  • 3Poe E A. Introduction to random test generation for processor verification[R]. Obsidian Software, 2002.
  • 4Lakshminarasimham S, Saisanthosh B. Building Intelligence into random test programs[R]. Department of Computer Science and Engineering, Sri Venkateswara College of Engineering,2002.
  • 5Yossi Levhari. Dynamic pseudo-random assembly test generation in CPU verification[Z].
  • 6Kumar V. Algorithms for constraint-satisfaction problems: A survey[J]. A.I. Magazine, 1992,13(1):32-44.
  • 7Roman Bartak.Constraint programming - What is behind? [C].Poland: Proceedings of the Workshop on Constraint Programming in Decision and Control, 1999.
  • 8Piparazzi. A test generator for microarchitecture flow verification[R]. IBM HRL Technology Report, 2002.
  • 9Anoosh Hosseini. Code generation and analysis for the functional verification of microprocessors [R]. Silicon Graphics Inc 2011N Shoreline Blvd, Mountain View, CA 94043.

同被引文献14

  • 1张山刚,高德远,樊晓桠,安建峰.基于虚拟机的兼容微处理器功能验证平台[J].微电子学与计算机,2005,22(1):140-143. 被引量:4
  • 2李瑛,高德远,张盛兵.RISC微处理器流水线的测试[J].小型微型计算机系统,2005,26(6):1110-1112. 被引量:6
  • 3Nektarios Kranitis, Dimitris Gizopoulos, Software-Based Self-Testing of Embedded Processors [J]. IEEE Transcations on Computers, 2005, 26 (3): 461-475.
  • 4曲英杰 夏宏.微处理器浮点运算功能的测试方法研究.计算机工程与应用,2005,26(6):1110-1112.
  • 5SPARC International Inc. The SPARC Architecture Manual [EB/ OL], http//www, sparc, org/standards/V8, pdf, 1992.
  • 6Shen J, Abraham J, Native mode functional test generation for pro-cessors with applications to self-test and design validation [A]. IEEE International Test Conference [C], 1998, 990-999.
  • 7Bateher K, Papachristou C. Instruction Randomization self test for processor cores [A]. IEEE VLSI Test Symposium [C], 1999, 34-40.
  • 8Jiri Gaisler, GRLIP IP Core User Manual Versionl. O. 22 [EB/ OL]. http//www, gaisler, eom/, 2010.
  • 9Alfredo Benso, Alberto Bosio, Paolo Prinrtto, Alessandro Savino, An On-line Software-Based Self-Test Framework for Micropro-cessors Core [J]. Design and Test of Integrated System in nanoscale on computers, 2005, 26 (3): 394-395.
  • 10Bergeron J Ed. Writing testbenches: functional verifi- cation of HDL models[M]. London. Kluwer Academ- ic Publishers, 2000.

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部