期刊文献+

一种高工作频率、低相位噪声的CMOS环形振荡器 被引量:4

A CMOS Ring VCO with High Operating Frequency and Low Phase Noise
原文传递
导出
摘要 采用全开关状态的延时单元和双延时路径两种电路技术设计了一种高工作频率、低相位噪声的环形振荡器。环路级数采用偶数级来获得两路相位相差90°的正交输出时钟,芯片采用台湾TSMC0.18μmCMOS工艺。测试结果表明,振荡器在5GHz的工作频率上,在偏离主频10MHz处相位噪声可达-89.3dB/Hz。采用1.8V电源电压时,电路的功耗为50mW,振荡器核芯面积为60μm×60μm。 The two circuit techniques of full switching delay cells and dual-delay path to design a high operate frequency,low phase noise ring oscillator were presented.An even-stage ring oscillator is adopted to generated two quadrature output clock of 90° phase differences.The chip is fabricated in 0.18 μm CMOS process of TSMC in Taiwan,Measured phase noise at 10 MHz offset from the 5 GHz center frequency is -89.3 dB/Hz.With the 1.8 V-power supply,the core circuit power is 50 mW,the chip core area is 60 μm×60 μm.
出处 《光电子.激光》 EI CAS CSCD 北大核心 2004年第10期1141-1143,共3页 Journal of Optoelectronics·Laser
基金 国家863计划资助项目(2001AA312060)
关键词 低相位噪声 环形振荡器 工作频率 CMOS工艺 TSMC 功耗 电路 主频 环路 芯片 voltage control ocsillator(VCO) CMOS ring oscillator phase noise
  • 相关文献

参考文献5

  • 1Rofourgan A,Rael J,Rofourgan M,et al.A 900 MHz CMOS LC-oscillator with Quadrature Outputs[R].San Francisco ISSCC,CA:1996.392-393.
  • 2Weigandt Todd C,Kim Beomsup,Gray Pual R.Analysis of timing jitter in CMOS ring oscillator[J].IEEE Int Symp Circuits and Systems1994,(4):27-30.
  • 3Behzad Razavi.A study of phae noise in CMOS oscillators[J].IEEE Journal of Solid-State Circuits,1996,31(3):331-343.
  • 4Lee Seog-Jun,Kim Beomsup,Lee Kwyro.A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme[J].IEEE Journal of Solid-State Circuits,1997,32(2):289-291.
  • 5Jafar Savoj,Behzad Razavi.A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector[J].IEEE Journal of Solid-State Circuits,2003,38(1):13-21.

同被引文献23

  • 1应一帜,范忠.高速锁相环的核心部件压控振荡器的设计[J].重庆邮电学院学报(自然科学版),2006,18(4):475-478. 被引量:1
  • 2[1]Basedan P Huang Q.A 1GHz,1.5 V Monolithic LC Oscillator in 1μm CMOS[C]//Eur:Solid-State Circuit Conf.Germany:Ulm,1994.172-175.
  • 3[4]Seema Butala Anand,Behzad Razavi.A CMOS Clock Recovcry Circuit for 2.5-Gb/s NRZ Data[J].IEEE J Solid-State Circuit,2001,36(3):432-439.
  • 4[5]Park Chan-Hong,Kim Beomsup.A Low-Noise 900 MHz VCO in 0.6μm CMOS[J].IEEE Journal of Solid-State Circuits,1999,34(5):586-591.
  • 5[6]TU Wei-Hsuan,Yeh Jyh-Yih.A 1.8 V 2.5-5.2 GHz CMOS Dual-input TWO-Stage Ring Oscillator.IEEE Asia-Pacific Conference on Advanced System[D],2004,Aug.4-5:134-137.
  • 6[7]Afshin Resayee.Ken Martin A Coupled TWO-Stage Ring Oscillator[C]//IEEE MidWest Symposium on Circuits and Systems(MWSCAS),2001,2:878~881.
  • 7[8]Jafar Savoj,Behzad Razavi.A 10Gb/s CMOS CDR Circuit with a Half-Rate Linear Phase Detector[J].IEEE J.Solidstate Circuits,2001,36(5):761-768.
  • 8ISO/IEC,Information technology:Radio frequency identification for item management(Part 6):Parameters for air interface communications at 860 MHz to 960 MHz,2006[S] US,2006.
  • 9Leung K N,Lo C H,Mok P K T,Mai T T,Leung W Y and Chan M J.A Temperature-compensated CMOS ring oscillator for power-management circuits[J].Electronics Letters 2007,43 (15):786-787.
  • 10Vahid Roostaie1,Vali Najafi1,Siamak Mohammadi2,Ali Fotowat-Ahmady1,A Low Power Baseband Processor for a Dual Mode UHF EPC Gen 2 RFID Tag[J].2008 International Conference on Design & Technology of Integrated Systems in Nanoscale Era 113-117.

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部