高速PCB中旁路电容的分析被引量：1

Analysis of bypass capacitor for high-speed PCB technology and market

下载PDF

导出

摘要在当今高速数字系统设计中,电源完整性的重要性日益突出。其中,电容的正确使用是保证电源完整性的关键所在。本文针对旁路电容的滤波特性以及理想电容和实际电容之间的差别,提出了旁路电容选择的一些建议;在此基础上,探讨了电源扰动及地弹噪声的产生机理,给出了旁路电容放置的解决方案,具有一定的工程应用价值。

作者胡为东

出处《今日电子》 2004年第7期38-41,共4页 Electronic Products

关键词旁路电容 PCB 滤波特性电源高速数字系统解决方案噪声完整性设计工程应用

同被引文献14

1日圭法川.锁相与频率合成[M].北京:国防工业出版社,1988.35-36.
2LMX2306 Data Sheet. LMX2306/LMX2316/LMX2326 PLLatinumTM low power frequency synthesizer for RF personal communications[S]. National Semiconductor, 2002.
3Vaidya C. Phase-locked loop based clock generators[EB]. National Semiconductor Application Note 1006, 1995.
4Holladay K. Design loop filters for PLL frequency synthesizers[J]. Microwaves ＆ RF,1999,38(9):98～104.
5Drakhlis B. Calculate oscillator jitter by using phase-noise analysis[J]. Microwaves ＆ RF,2001,40(1):82～90,157.
6Hajimiri A, Limotyrakis S, Lee T H, et al. Jitter and phase noise in ring oscillators[J]. IEEE Journal of Solid-State Circuits,1999,34(6):790～804.
7Kim B, Weigandt T C, Gray P R. PLL/DLL system noise anaysis for low jitter clock synthesizer design[A]. IEEE Circuits and System ISCAS′94[C].1994.(4):31～40.
8Cai Y, Werner S A, Zhong G J, et al. Jitter testing for multi-Gigabit backplan techniques to decompuse and combine various types of jitter[A]. IEEE International Test Conference[C].2002.700～709.
9Steendam H, Moeneclaey M. The effect of carrier phase jitter on MC-CDMA performance[J]. IEEE Transaction on Communications,1994,47(2):195～198.
10Kajiwara A, Nakagawa M. High speed PLL frequency synthesizer for mobile communications[A]. IEEE International Communications Conference[C].1992.486～490.

今日电子

2004年第7期

内容加载中请稍等...