2Budruk R,Anderson D,Shanley T.PCI Express System Architecture[M].[S.l.] :MindShare,Inc.,2003.
3Dhawan S K.Introduction to PCI Express——A New High Speed Serial Data Bus[C] //Proc.of Nuclear Science Symposium Conference Record.[S.l.] :IEEE Press,2005:687-691.
4Intel Corporation.PHY Interface for the PCI Express,SATA and USB3.0Architectures[EB/OL].(2013-10-23).http://www.intel.com/content/www/us/en/io/pciexpress/phy-interface-pci-express-sata-usb30-architectures.html.
5Winkles J.Elastic Buffer Implementations in PCI Express Devices[EB/OL].(2003-11-12).http://www.docin.com/p-118906415.html.
6Cummings C E.Simulation and Synthesis Techniques for Asynchronous FIFO Design[EB/OL].(2005-06-16).http://www.docin.com/p-46476833.html.
7Michelogiannakis G,Balfour J,Dally W J.Elastic-buffer Flow Control for On-chip Networks[C] //Proc.of the 15th International Symposium on High Performance Computer Architecture.Raleigh,USA:IEEE Press,2009:151-162.
8Schutti M,Pfaff M,Hagelauer R.Data Transfer Between Asynchronous Clock Domains Without Pain[D].[S.l.] :Research Institute for Integrated Circuits,2000.
