期刊文献+

全速电流测试的故障精简和测试生成 被引量:3

Fault Collapsing and Test Generation for At-speed Current Testing
下载PDF
导出
摘要 针对全速电流测试方法测试生成算法效率低下的问题 ,提出故障压缩、故障模拟等故障精简的方法 ,以提高该方法的测试生成效率 实验结果表明 ,该方法使得需要进行测试生成的故障点平均减少了 6 6 8% ,该测试方法的测试生成的效率提高了 2 0 Though the dynamic current testing can cover more faults than I DDQ , it requires a very high speed automatic test equipment (ATE) or a high quality sensor for on-line testing, which is not available at present The method of at-speed current testing applies two alternative vectors to the circuits under test to enable the possibility for using a slow measurement and testing-at a high frequency operation This paper proposes some techniques for fault collapsing for stuck-open faults, and their application to test generation for at-speed current testing Experimental results show that the test generation efficiency is improved by 200 times through employment of the fault collapsing techniques
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2004年第10期1442-1447,1453,共7页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金 (90 2 0 70 0 2 60 173 0 42 )资助
关键词 全速电流测试 故障压缩 测试生成 开路故障 at-speed current testing fault compression test generation stuck-open faults
  • 相关文献

参考文献9

  • 1Keshavarzi Ali, Tschanz James W, Narendra Siva, et al. Leakage and process variation effects in current testing on future CMOS circuits[J]. IEEE Design & Test of Computers, 2002, 19(5): 36~43
  • 2Su S T, Makki R Z, Nagle T. Transient power supply current monitoring-A new test method for CMOS VLSI circuits[J]. Journal of Electronic Testing: Theory and Applications, 1995, 6(1): 23~44
  • 3Min Yinghua, Kuang Jishun, Niu Xiaoyan. At-speed current testing [A]. In: Proceedings of IEEE the 12th Asian Test Symposium, Xi'an, 2003. 396~399
  • 4Soeleman H, Roy K, Chou Tan-Li. Estimating circuit activity in combinational CMOS digital circuit[J]. IEEE Design & Test of Computers, 2000, 17(3): 112~119
  • 5邝继顺,尤志强,朱启建,闵应骅.IDDT:Fundamentals and Test Generation[J].Journal of Computer Science & Technology,2003,18(3):299-307. 被引量:5
  • 6Li Lijian, Yu Xiaoyang, et al. A waveform simulator based on Boolean process[A]. In: Proceedings of IEEE the 9th Asian Test Symposium, Taipei, 2000. 145~150
  • 7Heckerman D, Geiger D, Chickering D. Learn Bayesian network: The combination of knowledge and statistical data[J]. Machine Learning, 1995, 20(3): 197~243
  • 8Pelikan M, et al. A survey of optimization by building and using probabilistic models[R]. Urbana-Champaign: University of Illinois, IlliGAL Report No. 99018, 1999
  • 9You Zhiqiang, et al. A test generation method for IDDT[A]. In: Proceedings of the 2nd China Test Conference, Shanghai, 2001. 417-422(in Chinese)(尤志强, 等. 平均瞬态电流测试向量产生方法的研究[A]. 见: 第2届中国测试学术会议, 上海, 2001. 417-422)

二级参考文献1

共引文献4

同被引文献18

  • 1雷绍充,邵志标.I_(DDQ)测试全面系统化的研究[J].国外电子测量技术,2004,23(5):2-9. 被引量:4
  • 2焦慧芳,贾新章,王群勇.基于小波分析的CMOS电路I_(DDT)故障诊断新技术[J].电子产品可靠性与环境试验,2005,23(1):19-22. 被引量:2
  • 3戴维德.电流监测器INA193~INA198[J].电子制作,2005,13(6):44-44. 被引量:1
  • 4谷云辉,刘亚斌.基于自动测试系统的故障诊断方法研究[J].微计算机信息,2005,21(07S):146-148. 被引量:21
  • 5Michael L Bushnell,Vishwani D Agrawal.超大规模集成电路测试[M].蒋安平,冯建华,译.北京:电子工业出版社,2005.
  • 6Yoshinobu Higami,Kewal K Saluja.Fault models and test generation for IDDQ testing[C]//Design Automation Cofference.Yokohama,Japan,2000:509-514.
  • 7Ravikumar C P,Kuman R.Divide-and-conquer IDDQ testing for core-based system chips[C]//Proceeding of ASP-DAC 2002,7th Asia and South Pacific and Design Automation Conference.2002.
  • 8Jan M Rabaey,Anantha Chandrakasan,Borivoje Nikolie.数字集成电路--设计透视(第2版)[M].北京:清华大学出版社,2004.
  • 9Mehta V,Wang Z,Marek Sadowska M,et al.Delay fault diagnosis for non-robust test[C]//Proceedings of the 7th International Symposium on Quality Electronic Design.2006:463-472.
  • 10Solana J M,Manzano M A.Limited maximum fault-multiplicity diagnosis procedure for scan designs[J].IEEE Proceedings of Computers and Digital Techniques,2000,147(6):423-433.

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部