1H P Graf,W Hubbard,L D Jackel et al.A CMOS associative memory chip[J].In:IEEE First International Conference on Neural Networks, 1987 : 461-468.
2H P Graf,L D Jackel,R E Howard et al.VLSI implementation of a neural network memory with several hundreds of neurons.In Neual Networks for Computing, Snowbird, Utah 1986, American Institute of Physics, 1986 : 182-187.
3M Sivilotti,M Mahowald,C Mead.Realtime visual computations using analog CMOS processing arrays[C].In:Proceedings of the 1987 Stanford Conference, 1987.
4Hendrik C A M,Withagen.Neural Networks:Analog VLSI Implementation and Learning Algorithms[D].Ph D thesis.Eindhoven,1997.
5Bemab Linares-Barranco et al.A Modular T-Mode Design Approach for Analog Neural Network Hardware Implementations[J].IEEE Journal of Solid-State Circuits, 1992;27(5) :701-712.
6S Y Kung,J N Hwang.Digital VLSI architectures for neural networks [C].In:IEEE International Symposium on Circuits and Systems, 1989: 445-448.
7S Y Kung,J N Hwang.Parallel architectures for artificial neural nets [C].In:IEEE International Conference on Neural Networks,1988: 165-172.
8Takao Watanabe ,Katdutaka Kimura,Masakazu Aoki,et al.A Single 1.5-V Digital Chip for a 106 Synapse Neural Network[J].IEEE Transactions on Neural Networks.May 1993:4(3),387-393.
9Matthew S Melttn,Tan Phan,Douglas S Reeves et al.The TInMANN VLSI Chip.1993 ;4(3) :394-340.
10Hopfield J J.Neural networks and physical systems with emergent collective computational abilities[C].In:Proceedings National Academy of Sciences, 1982;79:2554-2558.
