期刊文献+

射频锁相环型频率合成器的CMOS实现 被引量:6

CMOS Implementation of RF PLL Frequency Synthesizer
下载PDF
导出
摘要 本论文实现了一个射频锁相环型频率合成器 ,它集成了压控振荡器、双模预分频器、鉴频鉴相器、电荷泵、各种数字计数器、数字寄存器和控制电路以及与基带电路的串行接口 .它的鉴频鉴相频率、输出频率和电荷泵的电流大小都可以通过串行接口进行控制 ,还实现了内部压控振荡器和外部压控振荡器选择、功耗控制等功能 ,这些都使得该频率合成器具有极大的适应性 ,可以应用于多种通信系统中 .该锁相环型频率合成器已经采用 0 2 5 μmCMOS工艺实现 ,测试结果表明 ,该频率合成器使用内部压控振荡器时的锁定范围为 1 82GHz~ 1 96GHz,在偏离中心频率2 5MHz处的相位噪声可以达到 - 119 2 5dBc/Hz .该频率合成器的模拟部分采用 2 7V的电源电压 ,消耗的电流约为4 8mA . An integrated RF PLL frequency synthesizer is presented. It integrates VCO, dual-modulus prescaler, PFD, Charge pump, various digital counters, control logic and the series interface with the base-band processor into a single chip. Also the selection of internal VCO or external VCO and power control are implemented to adapt to various applications. The frequency synthesizer has been implemented in 0.25 μm CMOS process. The measured results show that the locked range is 1.82 GHz-1.96 GHz when the internal VCO is selected, the phase noise could reach -119.25 dBc/Hz at 25 MHz offset from the carrier 1.924 GHz. The analog part uses a 2.7 V power supply and the consumed current is about 48 mA.
出处 《电子学报》 EI CAS CSCD 北大核心 2004年第11期1761-1765,共5页 Acta Electronica Sinica
基金 国家重大基础研究 (973)项目 (No .G2 0 0 0 0 3650 8)
关键词 锁相环 频率合成器 射频 CMOS Calculations CMOS integrated circuits Interfaces (computer) Phase locked loops Power control Variable frequency oscillators
  • 相关文献

参考文献6

  • 1J Craninckx,M Steyaert.Wireless CMOS Frequency Synthesizer Design[M].Netherlands:Kluwer Academic Publishers,1998.
  • 2Intersil.2.4GHz RF/IF Converter and Synthesizer Data Sheet[Z].ISL 3685,2001.
  • 3A Hajimiri,T H Lee.Design issues in CMOS differential LC oscillators[J].IEEE Journal of Solid-State Circuits,1999,34(5):717-724.
  • 4H Samavati.A FULLY-INTEGRATED 5GHz CMOS WIRELESS-LAN RECEIVER[D].USA:Stanford University,2001.
  • 5C Y Yang,G K Dehng,J M Hsu,S I Liu.New dynamic flip-flops for high-speed dual-modulus prescaler[J].IEEE Journal of Solid-State Circuits,1998,33(10):1568-1571.
  • 6Q Huang,R Rogenmoser.Speed optimization of edge-triggered CMOScircuits for gigahertz single-phase clocks[J].IEEE Joural of Solid-State Circuits,1996,31(3):456-465.

同被引文献68

引证文献6

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部