摘要
给出了一种用于光突发交换网络中边缘节点接收调度模块的电路实现方案。该方案以基于虚拟输出队列机制的公平、高效的交换开关仲裁算法—输入串行为核心,利用两片高速现场可编程门阵列芯片,同时进行6路千兆光突发交换网络数据的接收、交换以及以太网封装。六路数据完全独立,并且两片现场可编程门阵列芯片之间可以相互通信。
In this paper, a hardware implementation scheme of the scheduling module in Optic burst switching(OBS) edge node receiver is presented. Input serial polling(ISP), which is based on virtual output queuing(VOQ) mechanism, is a kind of fair and high-performance algorithm for crossbar arbitrating. Focused on ISP, the design allows receiving, switching and Ethernet-assembling for 6 routs of 1 000M-OBS data with two high-speed FPGA chips. The 6 routs of data mentioned above are totally independent, and there exists communication between two FPGA chips.
出处
《电子科技大学学报》
EI
CAS
CSCD
北大核心
2004年第6期690-693,705,共5页
Journal of University of Electronic Science and Technology of China
基金
国家863计划资助项目(2002AA122021)