期刊文献+

新型半静态低功耗D触发器设计 被引量:3

A new design of low-power half-static D flip-flops
下载PDF
导出
摘要 本文从简化触发器内部锁存器结构以降低功耗的要求出发,提出了一种新型的半静态D触发器设计。PSPICE模拟表明,新设计逻辑功能正确。与以往一些设计相比,新设计在功耗和速度上获得显著改进。 To reduce power dissipation of D flip-flops by means of simplifying its configuration, a new design of semi-static D flip-flop is proposed. PSPICE simulation shows that the proposed flip-flop has ideal logic function. Compared with traditional flip-flops, new design can provide great improvement in working speed and power dissipation.
出处 《电路与系统学报》 CSCD 2004年第6期26-28,共3页 Journal of Circuits and Systems
基金 国家自然科学基金资助项目(60273093)
关键词 低功耗 触发器 CMOS 集成电路 low power flip-flops CMOS integrated circuit
  • 相关文献

参考文献6

  • 1Tellez G E, Farrah A, et al. Activity-driven clock design for low power circuits [A]. Proc. IEEE ICCAD [C]. 1995-11: 62-65.
  • 2王伦耀,吴训威.主从型D触发器的动态功耗分析[J].浙江大学学报(理学版),2003,30(1):35-40. 被引量:2
  • 3Manolescu M, Lin I-Pei. Low-power half-static flip-flop structure [A]. Proc.Int. Semicond. Conf. [C]. 2000-10: 211-214.
  • 4Wu X (吴训威), Wei J (韦健). CMOS edge-triggered flip-flop using one latch [J]. Elect. Lett., 1998, 34(16): 1581-1582.
  • 5Strollo A G, Napoli E, Cimino C. Low power double edge-triggered flip-flop using one latch [J]. Elect. Lett., 1999, 35(3): 187-188.
  • 6Qiu X, Chen H. Discussion on the low-power latches and flip-flops [A]. Proc. Int. Conf. on Solid-State & Integrated Circuit Tech. [C]. 1998-09: 477-478.

二级参考文献11

  • 1[1]PEDRAM M. Power minimization in IC design: principles and applications[J]. ACM Transactions on Design Automation, 1996, 1(1): 3-56.
  • 2[2]UNGER S H. Double-edge-triggered flip-flops [J].IEEE Trans Computers, 1981, 30(6): 447-451.
  • 3[3]LUS L, ERCEGOVAC M. A novel CMOS implementation of double-edge-triggered flip-flops [J]. IEEE J Solid-State Circuits, 1990, 25(4): 1008-1010.
  • 4[4]AFGHAHI M, YUAND Y. Double edge-triggered Dflip-flops for high-speed circuits[J]. IEEE J Solid-State Circuits, 1991, 26(8): 1168-1170.
  • 5[5]GAGO A, ESCANO R, HIDALGO J A. Reduced implementation of D-type DET flip-flops[J]. IEEE J Solid-State Circuits, 1993, 28(3): 400-402.
  • 6[6]HOSSAIN R, WRONSKI L D, ALBICKI A. Low power design using double edge triggered flip-flops[J].IEEE Trans VLSI Systems, 1994, 2(2): 261-265.
  • 7[7]PEDRAM M, WU Qing, WU Xun-wei. A New Design of Double-Edge Triggered Flip-Flop [C]. Yokohama:Proc ASP-DAC, 1998. 417-421
  • 8[10]WU Xun-wei, WEI Jian. Novel CMOS edge-triggered flip-flop using one latch[J]. Electronics Lett, 1998,34(16): 1581-1582.
  • 9[11]RABAEY J M. Digital Integrated Circuits: A Design Perspective[M]. New Jersey: Prentice-Hill, 1996.
  • 10[12]RABAEY J M, PEDRAM M. Low Power Design Methodologies[M]. Boston: Kluwer Academic Publishers, 1996.

共引文献1

同被引文献22

  • 1邓贤进,李家胤,张健.锁相频率合成器相位噪声的精确估计与仿真[J].西南科技大学学报,2006,21(1):59-63. 被引量:4
  • 2王接枝,熊熙烈,吕岿,黄先恺,何锦军.CMOS触发器在CP边沿的工作特性研究[J].电子技术应用,2007,33(4):50-54. 被引量:1
  • 3渡边诚,浅田邦博,可儿贤二,et al.超大规模集成电路设计(I)-电路与版图设计[M].北京:北京科学出版社,1988.
  • 4A.Shams,M.Bayouml.A novel high-performance CMOS1-Bit full-adder cell[J].IEEE Tram.Circuits Syst.-Part II,2000,47(5):478-481.
  • 5王翠霞,范学峰,et al.Candence版图设计环境的建立及设计规则的验证[J].北京:北京科学出版社,2004.
  • 6K.Kurokawa.Power Waves and Scattering Matrix[J].IEEE Trans.MicrowaveTheory and Tech,1965:194-202.
  • 7Manolescu M,l-Pei Lin.Low-power half-static flip-flop structure.In Proc.Int.Semicond.Conf.,Sinaia,Romania,2000:211-214.
  • 8Qiu X H,Chen H Y.Discussion on the low-power latches and flip-flops.Int.Conf.on Solid-State & Integrated Circuit Technology,Beijing,China,1998:477-480.
  • 9Mishra S M,Rofail S S,Yeo K S.Design of high performance double edge-triggered flip-flops.IEE Proc.Circuits Devices Systems,2000,147(5):283-290.
  • 10Kim S,Kim J,Hwang S Y.New path balancing algorithm for glitch power reduction.IEE Proc.Circuits Devices Systems,2001,148(3):151-156.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部