期刊文献+

RAPWBN的矩阵乘法并行算法

Parallel Matrix Multiplication Algorithm on Reconfigurable Computational Array with Wide Bus Network
下载PDF
导出
摘要 在介绍带有宽总线网络的可重构计算阵列(RAPWBN)的基本结构及其二进制值的前缀和操作的基础上,提出了 RAPWBN 阵列上的整数求和算法,并由此得到了 RAPWBN 阵列上的两种快速高效的矩阵乘法运算并行算法。在具有 N3个处理器和 N2条行总线的 RAPWBN 阵列上,若总线带宽ω>logN 字节,矩阵乘法可以在 O(1)时间完成;在具有 N2个处理器和 N 条行总线的 RAPWBN 阵列上,矩阵乘法可以在 O(N)时间完成。它们的效率都为 O(N3),达到了最优。 Based on the structure and the binary prefix sum operation of the reconfigurable computational array with wide bus network (RAPWBN), algorithm for integer aggregation is presented and consequently two fast and efficient matrix multiplication parallel algorithms on RAPWBN array are given. One of the algorithms runs in O(1) time using of N3 processors and N2-row buses with bandwidth ω>logN. The other runs in O(N) time using N2 processors and N -row buses. Since the time-area cost of both algorithms are O(N3), they have optimal efficiency.
出处 《计算机工程》 CAS CSCD 北大核心 2004年第23期31-33,110,共4页 Computer Engineering
基金 国家自然科学基金资助项目(60074013) 国家高性能计算基金资助项目(00219) 江苏省教育厅自然科学基金资助项目
关键词 并行算法 阵列 处理器 总线带宽 矩阵乘法 可重构计算 字节 整数 运算 二进制 RAPWBN array Matrix multiplication Parallel algorithm
  • 相关文献

参考文献8

  • 1Trahan J L, Rvaidyanathan, Subbaraman C P. Constant Time Graph Algorithms on the Reconfigurable Multiple Bus Machine. Parallel and Distributed Computing, 1997, 46:1-14
  • 2Horng S J, Tsai H R, Pan Yi. Optimal Algorithms for the Channelassignment Problem on a Reconfigurable Array of Processors with Wider Bus Networks. IEEE Transactions on Parallel and Distributed Systems, 2002,13(11):1124-1138
  • 3Miller R, Prasanna-Kumar V K, Reisis D, et al. Parallel Computations on Reconfigurable Meshes. IEEE Trans. Computer, 1993,42:678-692
  • 4Wang B F, Chen G H. Constant Time Algorithm for the Transitive Closure and Some Related Graph Problems on Processor Array with Reconfigurable Bus Systems. IEEE Trans. Parallel and Distributed Systems, 1990, 1:500-507
  • 5Li H, Maresca M. Polymorphic-torus Netowrk. IEEE Transactions on Computers, 1989,38(9): 1345-1351
  • 6Rothstein J. Bus Automata, Brains, and Mental Models. IEEE Transactions on System, Man, and Cybernetics, 1988,18(4):522-531
  • 7Maresca M, Li H. Connection Autonomy in SIMD Computers: A VLSI Implementation[J]. Parallel and Distributed Computing, 1989,7:302-320
  • 8Sahni S. Data Manipulation on the Distributed Memory Bus Computer. Parallel Processing Letters, 1995,5:3-14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部