期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

深亚微米CMOS运算放大器的综合 被引量：8

Synthesis of Deep-Submicron CMOS Operational Amplifier
下载PDF
导出
摘要 利用一种计算电路直流工作点的技术 ,并采用基于BSIM 3v3MOS模型的MOS管评估器来提高基于公式法进行电路综合的精度 ;同时提出一种综合策略 ,使得综合后得出的运算放大器在工艺波动和工作条件 (如电源电压和温度 )变化时 ,仍能满足性能要求 大量的实验结果表明 :文中方法可以快速综合出可制造的深亚微米CMOS运算放大器。 A new way to calculate the operating point of the circuit is proposed and an encapsulated device evaluator based on BSIM3v3 MOS model is integrated, to improve the accuracy of equation based synthesis approach At the same time, a new strategy is presented to synthesize operational amplifier quickly, to meet all the specifications and is immune to all variation, including operating/manufacturing variation It has been demonstrated that this approach can synthesize manufacturable deep submicron CMOS operational amplifier in very short run time
作者 易婷 洪志良
机构地区 复旦大学微电子学系专用集成电路与系统国家重点实验室
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2004年第12期1631-1639,共9页 Journal of Computer-Aided Design & Computer Graphics
关键词 CMOS运算放大器 模拟电路综合 直流工作点 可制造性电路设计 CMOS operational amplifier analog circuit synthesis operating point manufacturable circuit design
分类号 TN402 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献12

  • 1Nye W, Riley D C, Sangiovanni-Vincentelli A, et al. DELIGHT.SPICE: An optimization-based system for the design of integrated circuits[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988, 7(4): 501～519
  • 2Ochotta E S, Rutenbar R A, Carley L R. Synthesis of high-performance analog circuits in ASTRX/OBLX[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996, 15(3): 273～294
  • 3Debyser G, Gielen G. Efficient analog circuit synthesis with simultaneous yield and robustness optimization[A]. In: Proceedings of IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, 1998. 308～311
  • 4Mukherjee T, Carley L R, Rutenbar R A. Efficient handling of operating range and manufacturing line variations in analog cell synthesis[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000, 19(8): 825～839
  • 5Degrauwe M G R, Nys O, Dijkstra E, et al. IDAC: An interactive design tool for analog CMOS circuits[J]. IEEE Journal of Solid-State Circuits, 1987, 22(6): 1106～1116
  • 6Koh H Y, Sequin C H, Gray P R. OPASYN: A compiler for CMOS operational amplifiers[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990, 9(2): 113～125
  • 7Krasnicki M J, Phelps R, Hellums J R, et al. ASF: A practical simulation-based methodology for the synthesis of custom analog circuits[A]. In: Proceedings of IEEE/ACM International Conference on Computer Aided Design, San Jose, CA, 2001. 350～357
  • 8BSIM3v3.2.2 MOSFET Model Users' Manual[M]. Berkeley, CA: The Regents of the University of California, 1999
  • 9Baker R J, Li H W, Boyce D E. CMOS Circuit Design, Layout, and Simulation[M]. New York: John Wiley & Sons, 1997
  • 10Star-Hspice Manual[M]. Fremont, CA: Avant! Corporation and Avant! Subsidiary, 1999

二级参考文献1

  • 1汪蕙，电子电路的计算机辅助分析与设计方法，1996年

共引文献3

同被引文献50

  • 1郑维山,彭艺频,张萌,吴建辉.一种新的CMOS模拟单元电路优化设计方法[J].应用科学学报,2006,24(2):150-153. 被引量：4
  • 2[5]Maria del Mar Hershenson,Stephen P.Boyd.Optimal Design of a CMOS Op-amp via Geometric Programming[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(1):1-21.
  • 3[5]Maria D M H,Stephen P B,Thomas H L.Optimal Design of a CMOS Op-amp via Geometric Programming[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2001,20(1):1-21
  • 4DEGRAUWE R.Towards an analog system design environment[J].IEEE Journal of Solid-State Circuits,1989,2(4):1587-1597.
  • 5HARGANI R,RUTENBAR R,CARLEY L R.OASYS:A framework for analog circuit synthesis[J].IEEE Transactions on Computer-Aided Design,1989,8(6):1247-1265.
  • 6ZHOU Yingquan.Parameter determination in analog circuit optimization[C] //Proceedings of The 3rd IEEE Conference on Industrial Electronics and Applications (ICIEA2008).Singapore,2008:2184-2187.
  • 7GOLONEK T,GRZECHCA D.Optimization of PWL analog testing exxitation by means of genetic algorithm[C] // Proceedings of International Conference on Signals and Electronic Systems(ICSES '08).Krakow,Poland,2008:541-544.
  • 8ASADPOUR V,RAZZAGHPOUR M.Fast synthesis of analog circuits based on evolutionary optimization of ANFIS space mapped model[C] //Proceedings of the International Conference on Microelectronics(ICM2008).(S.l.),2008:357-360.
  • 9FONSECA C M,FLEMING P J.An overview of evolutionary algorithms in multiobjective optimization[J].Evolutionary Computation,1995,3(1):1-16.
  • 10GOLDENBERG D E.Genetic algorithms in search optimization and machine learning[M].[S.l.] :Pearson Education,1989.

引证文献8

二级引证文献10

计算机辅助设计与图形学学报
2004年 第12期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部