期刊文献+

一种基于SOC应用的Rail-to-Rail运算放大器IP核 被引量:3

A rail-to-rail operational amplifier IP core for SOC application
下载PDF
导出
摘要 采用上华0 6μmDPDMCMOS工艺,设计实现了一种基于片上系统应用的低功耗、高增益Rail to Rail运算放大器IP核.基于BSIM3V3Spice模型,采用Hspice对整个电路进行仿真,在5V的单电源电压工作条件下,直流开环增益达到107 8dB,相位裕度为62 4°,单位增益带宽为4 3MHz,功耗只有0 34mW. Based on SOC application, a Rail-to-Rail operational amplifier IP core with a low-power and a high gain is presented. The operational amplifier will be realized in the CSMC 0.6μm DPDM CMOS process. The whole circuit is simulated with the BSIM3V3 Spice model in Hspice. With a single power supply of 5V in simulation, it is shown that the Rail-to-Rail operational amplifier has an open loop gan of 107.8dB, a phase margin of 62.4 degrees and a unit gain bandwidth of 4.3MHz, with the static power dissipation being only 0.34mW.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2005年第1期112-115,共4页 Journal of Xidian University
基金 国家部委预研基金资助项目(51408010601DZ01)
关键词 RAIL-TO-RAIL CMOS 运算放大器 IP核 片上系统 Rail-to-Rail CMOS operational amplifier IP core SOC
  • 相关文献

参考文献6

  • 1Botma J H. A Low-voltage CMOS Operational Amplifier with a Rail-to-Rail Constant-GM Input Stage and a Class AB Rail-to-Rall Output Stage[A]. IEEE International Symposium on Circuils and Systems[C]. Chicago: IEEE, 1993. 1 314-1 317.
  • 2Wu W C S. Digital-compatible High-pedormance Operational Amplifier with Rail-to-Rall Input and Output Ranges[J]. IEEE Journal of Solid-stage Circuits, i994, 29(i ) : 63-66.
  • 3Hogervorst R. Tero J P. A compact Power-efflcient 3 V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries[J]. IEEE Journal of Solid-state Circuits, 1994, 29(12) : 1 505-1 513.
  • 4Duque-carrillo J F, Carillo J M. Input/Output Rail-to-Rall CMOS Operational Amplifier with Shaped Common-mode Response[J].Analog Inegrated Circuits and Signal Processing, 2003, 34(3) : 221-232.
  • 5Hogervorst R, Huijsing J H. Design of Low-voltage Low-power Operational Amplifier Cells[M]. Boston: Kluwer Academic Publishers,1996.
  • 6Allen P E, Holberg D R. CMOS Analog Circuit Design[M], London: Oxford University Press, 2002.

同被引文献21

  • 1朱樟明,杨银堂.一种10-ppm/~oC低压CMOS带隙电压基准源设计[J].电路与系统学报,2004,9(4):118-120. 被引量:21
  • 2李祥生,陈殿玉,秦世才,高清远.2.5V/0.25umRail-to-Rail运算放大器[J].南开大学学报(自然科学版),2004,37(3):20-23. 被引量:2
  • 3[1]BOTMA J H.A Low-Voltage CMOS Operational Amplifier with a Rail-to-Rail Constant-gm Input Stage and a Class AB Rail to Rail Output Stage[J].Proc.ISCAS,1993,93:915-923.
  • 4[2]WU W.CS.Digital-Compatible High-Performance Operatiowal Amplifier with Rail-to-Rail Input and Output Ranges[J].IEEE Trans.on Solid-State Circuits,1994,29(1):1 262-1 270.
  • 5[3]HOGERVORST RON,TERO JOHN P.A Compact Power-Officicent 3V CMOS Rail-to-Rail Input /Output Operational Amplifier for VLSI Cell Libraries[J].IEEE Trans.on Solid-state Circuits.1994,29(12):1 101-1 111.
  • 6[4]DUQUE-CARRILLO J F,CARILLO J M.Input/Output Rail-to-Rail CMOS Operational Amplifier with Shaped Common-Mode Response[J].Analog Integrated Circuits and Signal Processing,2003,34(3):844-852.
  • 7[6]HOGERVORST R,HUIJSING J H.Design of Low-Voltage Low-Power Operational Amplifier Cells[M].Boston:Kluwer Academic Publishers,1996.
  • 8[13]陈贵灿,程虎,张瑞智,等.模拟COMS集成电路设计[M].西安:西安交通大学出版社,2003.
  • 9Hogervorst R;Huijsing J H.Design of low-voltage low-power operational amplifier cells,1996.
  • 10车斐.多卫星导航系统组合定位解算[J].无线电工程,2007,37(3):34-35. 被引量:7

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部