期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

多处理器嵌入式系统的软/硬件协同模拟验证方法 被引量：1

Hardware/Software Co-simulation Method for Multi-processor Embedded Systems
下载PDF
导出
摘要 介绍一种软硬件协同模拟验证方法,该方法以指令集模拟器和事件驱动硬件模拟器为基本框架,透明地将多个不同类型的指令集模拟器和硬件模拟器连接起来,实现面向混合多处理器嵌入式系统的软硬件协同模拟验证。介绍了多处理器间通信机制的模拟实现及优化方法,重点讨论了以硬件模拟器为控制核心的协同模拟同步方法。 Multi-processor solutions in the embedded world are being designed to meet the ever increasing computational and timing demand, whereas, there are very few solution for multi-processor embedded systems developers needs. A hardware/software simulation method for multi-processor embedded systems is introduced, it combines an event-driven hardware simulator with multiple instructions set simulator (1SS), and each ISS simulates the software of one processor. The simulation and optimization of communication among multiple processors are presented, and in the end, the synchronization of simulators, which is based on control kernel of the hardware simulator, is discussed in detail.
作者 严迎建 徐金甫
机构地区 解放军信息工程大学电子技术学院
出处 《计算机工程》 EI CAS CSCD 北大核心 2005年第2期216-218,共3页 Computer Engineering
基金 国防基础科研基金资助项目
关键词 多处理器 协同模拟 软硬件 嵌入式系统 指令集模拟器 事件驱动 验证方法 同步方法 通信机制 连接 Embedded system Multi-processor Co-simulation Instruction set simulator
分类号 TP302.1 [自动化与计算机技术—计算机系统结构] TN248.4 [电子电信—物理电子学]
  • 相关文献

参考文献5

二级参考文献7

  • 1V Rajesh,Rajat H Meyr,K Hagen.Timed and untimed hardware/software co-simulation:application and efficiem implementation[C].In:Proc of the International Workshop on Hardware-Software Codesign, 1993: 299~312.
  • 2Yoo S,Choi K.Synchronization overhead reduction in timed cosimulation[C].In:Proc of the IEEE International of High Level Design Validation and Test Workshop, 1997 : 157~164.
  • 3Jie Liu,Marcello Lajolo,Alberto Sangiovanni-Vincentelli.software timing analysis using HWASW cosimulation and instruction set simulator[C]. In:Proc Of the International Workshop on Hardware-Software Codesign, 1998 : 65 -69.
  • 4Jean-michel B, Oz L, Jacques R. Hardware/Software Co-design and Coverification[M]. Kluwer Academic Publishers, 1997
  • 5Donald E T, Jay K A, Herman S. A Model and Methodology for Hardware-software Codesign[J]. IEEE Design & Test of Computers,1993, 10(3) :6-15
  • 6James A R. Hardware/Software Co-simulation[A]. Proc. Of3 1st Design Automation Conference [C],1994:439-440
  • 7吴清平,刘明业.VHDL编译型事件驱动模拟算法[J].计算机学报,2002,25(1):30-35. 被引量：8

共引文献10

同被引文献4

  • 1Gerin P,Yoo S,Nicolesu G.Scalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multi-processor Target Archi- tectures[C]//Proc.of the Asia and South Pacific Design Automation Conference.Yokohama,Japan: [s.n.],2001.
  • 2Zergainoh N,Baghdadi A,Jerraya A.Hardware/Software Codesign of On-chip Communication Architecture for Application-specific Multiprocessor System-on-chip[J].International Journal of Embedded Systems,2004,1(12): 1-10.
  • 3Fummi F,Poncino M,Martini S,et al.Heterogeneous Co-simulation of Networked Embedded Systems[C]//Proc.of Design,Automation and Test in Europe Conference and Exhibition.Washington D.C.,USA: IEEE Computer Society,2004.
  • 4Formaggio L,Fummi F,Pravadelli G.A Timing-accurate HW/SW Co-simulation of an ISS with SystemC[C]//Proc.of the 2nd IEEE/CAN/IFIP International Conference on Hardware/Software Codesign and System Synthesis.New York,USA: ACM Press,2004.

引证文献1

计算机工程
2005年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部