期刊文献+

一种新型的用于高速串行接口的数据处理电路 被引量:1

A novel data processing circuit in high-speed serial communication
下载PDF
导出
摘要 本文提出了一种新型的用于USB2.0高速模式下(480Mbps的数据传送率)的数据处理电路。这种电路采用八位并行的方法将数据转换为USB协议规定的数据格式,包含一个高速、低功耗的并串转换电路及一个八分频电路。芯片设计基于TSMC公司的0.25μmCMOS混合信号模型,采用半定制(semi-custom)的设计流程。电路的前后仿真结果表明该数据处理电路达到了480MHz的传输速度,符合USB2.0的要求。 A novel data processing circuit in high-speed serial communication has been demonstrated in this work. The circuit, including a serializer and a frequency divider, was developed to process the format of data transmission. The chip design is based on TSMC 0.25μm mixed signal model, and semi-custom design methodology was used. After pre- and post-layout simulation, results indicated that the speed of circuit has reached 480MHz. Moreover, the data are processed properly in agreement with USB2.0 specification.
出处 《电路与系统学报》 CSCD 北大核心 2005年第1期6-9,共4页 Journal of Circuits and Systems
基金 国家863高科技计划基金资助项目(2002AA1Z1320)
关键词 高速串行接口 USB2.0 反向非归零 位填充 并串转换 并行处理 high-speed serial interface USB2.0 NRZI bit Stuffing serializer parallel processing
  • 相关文献

参考文献8

  • 1ADORSOND.USB系统体系[M].北京:中国电力出版社,2001.18-45.
  • 2RabaeyJanM.数字集成电路设计透视[M].北京:清华大学出版社,2000..
  • 3Compaq Computer Corporation, Hewlett-Packard Company, Inter Corporation. et al. Universal Serial Bus Specification [S]. Revision 2.0. 2000-04.
  • 4Philips ISP1501 datasheet [DB/OL]. http://www.semiconductors.philips.com
  • 5NEC uPD720122 datasheet [DB/OL]. http://www.necelam.com
  • 6Intel Corporation. USB2.0 Transceiver Macrocell Interface (UTMI) Specification [S]. Version 1.05. 2001-03.
  • 7Brugel H, Driessen P F. Variable bandwidth DPLL bit synchronizer with rapid acquisition implemented as a finite state machine [J]. IEEE Trans. Comm., 1994-09, 42: 2751-2759.
  • 8Sathaye S, Ramakrishnan K K, Yang H. FIFO design for a high-speed network interface [A]. 1994 Proceedings, 19th Conference on IEEE Local Computer Networks [C].1994. 2-11.

共引文献2

同被引文献11

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部