期刊文献+

一种用于锁相环的正反馈互补型电荷泵电路 被引量:2

Design of charge-pump circuit with positive feedback complementary CMOS for PLL
下载PDF
导出
摘要 给出了一种新型的互补型电荷泵电路.采用正反馈技术,电路由CSMC1.2μmCMOS工艺实现,可工作在2V的低电压下.Spectre仿真结果显示,电荷泵的工作频率为100MHz时,功耗为0.08mW,输出信号的电压范围宽(0~2V),电路速度快,波形平滑,抖动小,在不增加电路功耗的前提下消除了传统电荷泵电路的电压跳变现象.该电荷泵电路可以很好地应用于低电源电压、高频锁相环电路. A novel complementary CMOS charge pump circuit was presented. Its switching speed was increased by using positive feedback. It was designed by using CSMC 1.2μm CMOS technology and simulated by Spectre. The power consumption of the proposed charge pump circuit was 0.08?mW at a supply voltage of 2?V and frequency 100?MHz. Seen from the spectre simulation results, this charge pump circuit has rapid switching speed and low power consumption. The range output voltage is about 0~2?V. Besides the jitter of the conditional charge pump circuit was eliminated without increasing the power consumption. The circuit can be used in either single-ended or fully differential phase-locked loop structures.
出处 《华中科技大学学报(自然科学版)》 EI CAS CSCD 北大核心 2005年第2期106-108,共3页 Journal of Huazhong University of Science and Technology(Natural Science Edition)
基金 国家自然科学基金资助项目(60376019).
关键词 电荷泵 锁相环 CMOS charge pump (CP) phase-locked loop (PLL) CMOS
  • 相关文献

参考文献5

  • 1Razavi B. Design of analog CMOS integrated circuits[ M]. International Edition 2001. Singapore: McGraw-Hill Book Co-Singapore, 2001.
  • 2Chang R C, Kuo L C. A new low-voltage charge pump circuit for PLL[J]. IEEE Circuits and Systems, 2000,5(5) : 701-704.
  • 3Hemandez E J, Diaz S A. Positive feedback CMOS charge-pump circuits for PLL applications[J ]. IEEE Circuits and Systems, 2001, 2(8): 836-839.
  • 4Baki R A, EI-Gamal M N. A new CMOS charge pump for low-voltage( 1 V) high-speed PLL applications[ J ].IEEE Circuits and Systems; 2003, 1(3): 25-28.
  • 5Hemandez E J, Sanchez A D. A novel CMOS chargepump circuit with positive feedback for PLL appliehtioqns[J ]. IEEE Electronics, Circuits and Systems, 2001,1(6): 349-352.

同被引文献16

  • 1莫秉轩,陈钟鸣,鲁迎春.一种可用于高性能锁相环的CMOS电荷泵[J].合肥工业大学学报(自然科学版),2006,29(3):369-372. 被引量:3
  • 2Bushnell M L and Agrawal V D,Essentials of Electronic Testing[M].Kluwer Academic Publishers,2000.
  • 3Arabi K,Kaminska B and Rzezut J,BIST for D/A and A/D Converters[J],IEEE Design and Test of Computers,1996,pp.40-49.
  • 4Arabi K,Kaminska B and Rzezut J,A New Built-In Self-Test Approach for Digital-to-Analog and Analog-to-Digital Converters[J].ICCAD,1994,pp.491-494.
  • 5Arabi K,Kaminska B and Rzezut J.A Built-In Self-Test Approach for Medium to High Resolution Digital-to-Analog Converters[J].Third AsiaTest Symposium,1994:373-378.
  • 6Wen Yun-Che and Lee Kuen-Jong.BIST Structure for DAC Testing[J].Electronics Letters,1998,34(12):1173-1174.
  • 7Huang Jiun-Lang,Ong Chee-Kian and Ting Cheng Kwang.A BIST Scheme for On-Chip ADC and DAC Testing[C].In:Design,Automation and Test in Europe Conference and Exhibition 2000:216-220,2000.
  • 8Tsai Jeng-Horng,Hsiao Ming-Jun and Chang Tsin-Yuan,An Embedded Built-In Self-Test Approach for Digital-to Analog Converters[C].In:Asian Test Symposium:423-428,2001.
  • 9Anantha Chandrakasan and Jan M.Rabaey.Digital Integrated Circuits -A Design Perspective (second edition)[M]:268-552.
  • 10Chen Guanxun A.New BIST Scheme for Digital-to-Analog Converters[D].Dissertation And Thesis Abstract System:1-251999.

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部