期刊文献+

片上系统设计中软硬件协同验证方法的研究 被引量:7

A Hardware-Software Co-verification Method for SOC Design
下载PDF
导出
摘要 讨论一种面向片上系统(SOC)设计的基于指令集模拟器和硬件模拟器的软硬件协同验证方法。该方法能够在SOC设计的早期对整个系统功能进行验证,能够为设计者提供一个纯虚拟的软硬件协同验证环境。重点讨论协同模拟过程中软硬件交互事件的产生和处理方法,以及软硬件模拟器之间的同步和优化方法,并且给出了事件驱动硬件模拟器的协同模拟控制算法。最后给出了一个基于ARM7TDMI的设计验证实例。 This paper presents a hardware-software co-verification method for SOC design, which is based on instruction set simulator and hardware simulator, and used to validate function of SOC in the early design phase. The generating and processing methods of interactive events between hardware and software simulator during co-simulation are discussed in detail. An algorithm of synchronizing between hardware and software simulator is presented, and to reduce the synchronization overhead, some optimizing methods are introduced. Finally, an co-verification example of a design based on ARM7TDMI is given.
出处 《电子与信息学报》 EI CSCD 北大核心 2005年第2期317-321,共5页 Journal of Electronics & Information Technology
基金 国家部级基金资助项目
关键词 片上系统 协同验证 协同模拟 指令集模拟器 System-on- chip, Co-verification, Co-simulation, Instruction set simulator
  • 相关文献

参考文献6

  • 1吴清平,刘明业.VHDL事件驱动模拟核心库[J].计算机研究与发展,2002,39(1):17-22. 被引量:3
  • 2Lei Jinmei,Yao Qingdong. Software/hardware co-design for system on chip[C]. The Fourth International Workshop on CSCW in Design. Compiegne, France: 1999:237 - 240.
  • 3Rowson A. Hardware/software co-simulation[C]. The 31^st Design Automation Conference. San Diego, CA, USA, 1994:439 - 440.
  • 4Zhu Jianwen, Gajski D. An ultra-fast instruction set simulator.IEEE Trans. on Very Large Scale Integration (VLSI) Systems[J],2002, 10(3): 363 - 373.
  • 5ARM Limited. ARM7TDMI Data Sheet. ARM DDI 0029E,http://www. ann.com/documentation/, 2002.
  • 6Liu Jie, Lajolo M, Sangiovanni-Vincentelli. Software timing analysis using HW/SW cosimulation and instruction set simulator [C]. The International Workshop on HW/SW Codesign. Seattle,WA, USA, 1998:65 - 69.

二级参考文献6

  • 1Arlet Ottens et al. A new flexible VHDL simulator. In: Proc of the 31th ACM/IEEE Design Automation Conf. Greneble, France: IEEE Press, 1994. 604~609
  • 2Neeta Ganguly et al. HSIM1 and HSIM2: Object oriented algorithms for VHDL simulation. In: Porc of the 7th Int'l Conf on VLSI. Calcutta, India: IEEE Computer Society Press, 1994. 175~178
  • 3David M Lewis. A hierarchical compiled code event-driven logic simulator. IEEE Trans on Computer-Aided Design, 1991, 10(6): 726~737
  • 4Peter M Maurer. Gateways: A technique for adding event-driven behavior to compiled simulations. IEEE Trans on Computer-Aided Design, 1994, 13(3): 338~351
  • 5Mike Chiang, Richard Palkovic. LCC simulators speed development of synchronous hardware. Computer Design. 1986, 10(1): 87~91
  • 6Jerome Darmont. DESP-C++: A discrete-event simulation package for C++. Software-Practice and Experience, 2000, 30(1): 37~60

共引文献2

同被引文献39

引证文献7

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部