期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一种适用于10/100MHz Base TX以太网的新型发射电路 被引量：3

A Novel Transmitter for 10/100MHz Base TX Ethernet
下载PDF
导出
摘要 提出了一种新结构发射电路 ,适用于 10 / 10 0MHzBaseTX以太网 ,兼容 10MHzBaseTX和 10 0MHzBaseTX两种工作模式 ,并能在这两种模式间自由切换 .电路采用了波形整形 ,斜率控制 ,复用线驱动器等技术 ,使所有参数符合IEEE80 2 3标准 .芯片在SMIC的 0 18μmCMOS工艺流片测试 ,电源电压为 3 3V . A novel architecture of transmitter for 10/100MHz base TX Ethernet is proposed.Two modes of 10MHz base TX and 100MHz base TX are compatible in the circuit.Techniques such as waveform shaping,slew rate control,and line driver reusing are used.All the parameters meet the specifications of the IEEE 802 3 standard.The chip is implemented and tested with a standard 0 18μm CMOS process of SMIC.The power supply is 3 3V.
作者 韩益锋 李强 顾沧海 郑增钰 李联
机构地区 复旦大学专用集成电路与系统国家重点实验室
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第2期385-389,共5页 半导体学报（英文版）
基金 国家高技术研究发展计划 (批准号 :2 0 0 2AA1Z13 60 ) 上海市集成电路设计创新 (批准号 :0 2 70 62 0 0 5 )资助项目~~
关键词 以太网 发射电路 线驱动器 Ethernet transmitter linear driver
分类号 TN79 [电子电信—电路与系统]
  • 相关文献

参考文献7

  • 1Carrier Sense Multiple Access With Collision Detection (CSMA/CD) Access Method and Physical Layer Specification,ISO/IEC 8802-3,ANSI/IEEE Standard 802.3 4th ed.,July 7,1993
  • 2Shoaei O,Shoval A,Leonowich R H.A dual-speed 125 Mbaud/10Mb aud CMOS transmitter for fast ethernet.Proceedings of the IEEE 1999:257
  • 3Everitt J,Parker J F,Hurst P,et al.A CMOS transceiver for 10MB/s and 100MB/s Ethernet.IEEE J Solid-State Circuits,1998,33:2169
  • 4王彦,叶凡,李联,郑增钰.一个面积和功耗优化且适用于10/100 Base-T以太网的CMOS时钟恢复电路[J].Journal of Semiconductors,2003,24(6):643-648. 被引量：4
  • 5Huss S,Mullen M,Gray C T,et al.A DSP based 10Base T/100Base TX ethernet transciever in a 1.8V,0.18μm CMOS Technology.IEEE Conference on Custom Integrated Circuits,2001:135
  • 6Babanezhad J N.A 100MHz,50Ω,-45dB distortion,3.3V CMOS line driver for ethernet and fast ethernet networking applications.IEEE J Solid-State Circuits,1999,34(8):1044
  • 7Nack D S,Dyer K C.A constant slew rate ethernet line driver.IEEE J Solid-State Circuits,2001,36(5):854

二级参考文献8

  • 1Tanenbaum A S.Computer Networks.Prentice Hall Interna-tional Inc,1996
  • 2Everitt J,Parker J F,Hurst P,et al.A CMOS transceiver for 10-Mb/s and 100-Mb/s ethernet.IEEE J Solid-State Circuits,1998,33(12):2169
  • 3Carrier sense multiple access with collision detection(CS-MA/CD) access method and physical layer specification.ISO/IEC 8802-3,ANSI/IEEE Standard 802.3 4th ed July 7,1993
  • 4Banu M,Dunlop A.A 660Mb/s CMOS clock recovery circuit with instantaneous locking for NRZ data and Burst-Mode transmission.ISSCC Dig Tech Papers,1993:102
  • 5Chen D L.A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces.IEEE J Solid-State Circuits,1996,31(8):1170
  • 6Anand S B,Razavi B.A CMOS clock recovery circuit for 2.5-Gb/s NRZ data.IEEE J Solid-State Circuits,2001,36(3):432
  • 7Razavi B.Design of analog CMOS integrated circuit.Mc-Graw-Hill,2001:563
  • 8Maneatis J G.Low jitter process independent DLL and PLL based on self-biased techniques.IEEE J Solid-State Circuits,1996,31(11):1723

共引文献3

同被引文献14

  • 1陆平,王彦,李联,郑增钰,任俊彦.1.8V千兆以太网收发器低抖动时钟电路[J].复旦学报（自然科学版）,2005,44(1):155-160. 被引量：2
  • 2Gardner F M. Charge _ pump phase-lock loops. IEEE Trans Commun,1980,28(11) :1849
  • 3Chang H, Lin J W, Yang C Y, et al. A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE J Solid-State Circuits,2002,37(8): 1021
  • 4Von Kaenel V, Aebischer D, Piguet C, et al. A 320MHz,1.5mW@1. 35V CMOS PLL for microprocessor clock generation. IEEE J Solid-State Circuits,1996,31(11) :1715
  • 5Maneatis J G. Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE J Solid-State Circuits,1996,31(11) :1723
  • 6Maneatis J G, Horowitz M A. Precise delay generation using coupled oscillators. IEEE J Solid-State Circuits, 1993,28 (12):1273
  • 7Craninckx J,Steyaert M S J. A fully integrated CMOS DCS1800 frequency synthesizer. IEEE J Solid-State Circuits,1998,33(12) :2054
  • 8IEEE Std 802.3-2000. Carrier Sense Multiple Access With Collision Detection (CSMA/CD) Access Method and Physical Layer Specification [S], 2002.
  • 9Summers M,MuUen J M. Low voltage line driver topologies for 10Base-T and 100Base-TX Ethemet [EB/OL].(1999-08-08) [ 2005-05 -01 ]. http://ieeexplore.ieee. org/ie15/6968/18776/00867736. pdf.
  • 10Alessandro C, Maloberti F,Polito G.A 100 MHz CMOS DAC for video-graphic System [J]. IEEE JSSC, 1989,24(3) : 635-639.

引证文献3

Journal of Semiconductors
2005年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部