期刊文献+

2.4GHz频率合成器可编程分频器设计与实现 被引量:5

Design and Implementation of Programmable Divider for 2.4 GHz Frequency Synthesizer
原文传递
导出
摘要 介绍了一种应用于802.11b的频率合成器中的可编程分频器.采用级联的异步2分频电路配合相位开关技术,消除了在2.4GHz的高频下分频比改变时产生的毛刺.通过检查初始相位特征信号,解决了由相位开关技术产生的初始相位不确定性问题.仿真结果表明,电路具有很好的稳定性,解决了频率合成器的速度瓶颈;把预分频器调节到合适的直流电平上,可以降低整个电路的功耗.另外,这种除法器有较大的分频比范围,能够应用于不同的设计. A programmable divider of frequency synthesizer applied to the 802.11b protocol is presented. Asynchronous ÷ 2 dividers in cascade accompanied with phase switching technology are used to eliminate the glitch when divide ratio changes at 2.4 GHz. The uncertainty problem of the initial phase due to the phase switching technology is solved by checking the characteristic signals of the initial phase. The results of simulation show that the circuit has good stability and breaks the speed limitation of frequency synthesizer; the power dissipation of the whole circuit can be reduced by adjusting the prescaler in appropriate DC level. In addition, this kind of divider has large-scale divide ratio and can be applied to different designs.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2005年第1期139-143,共5页 Journal of Fudan University:Natural Science
关键词 频率合成器 可编程分频器 预分频器 电平 802.11b 级联 分频电路 GH 改变 配合 semiconductor technology frequency synthesizer programmable divider phase switching prescaler
  • 相关文献

参考文献6

  • 1Brenner P. A technical tutorial on the IEEE 802.11 protocol [DB/OL]. http:∥www.sss-mag.con/pdf/802 11tut.pdf. 1996-07-18/2004-03-20.
  • 2Tanis W J. Frequency synthesizer having fractional frequency divider in phase-locked loop [P]. USP: 3959 737. 1976-05-01/2004-03-20.
  • 3Shu K L, Sinencio E S, Martinez J S, et al. A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier [J]. IEEE J Solid-State Circuits, 2003, 38(6): 866-874.
  • 4Craninckx J, Steyaert M. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS [J]. IEEE J Solid-State Circuits, 1996, 31(7): 890-897.
  • 5Vaucher C S, Ferencic I, Locher M, et al. A family of low-power truly modular programmable dividers in standard 0.35-μm CMOS technology [J]. IEEE J solid-State Circuits, 2000, 35(7): 1039-1045.
  • 6Krishnapura N, Kinget P R. A 5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS [J]. IEEE J Solid-State Circuits, 2000, 35(7): 1019-1024.

同被引文献20

引证文献5

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部