一种基于系统级算法的芯片快速成型设计流程

下载PDF

导出

摘要一种新的从系统级算法到芯片快速成型的设计流程,以色度空间转换器为设计实例,在自行设计的FPGA开发板上验证通过。

作者王金城邓博仁金西

机构地区中国科技大学物理系微电子学教研室

出处《微型机与应用》北大核心 2005年第3期24-26,34,共4页 Microcomputer & Its Applications

基金华为高校资金项目资助

关键词系统级算法芯片快速成型设计流程色度空间转换器 FPGA

参考文献4

1Wu A,Tang K C,Ng C K.Pipelined Modified Booth Muhiplication.IEE E Electronic s Letters, 1998 ; 34 ( 12 ).
2吴明森,李华旺,刘海涛.一种16×16位高速低功耗流水线乘法器的设计[J].微电子学与计算机,2003,20(8):151-153. 被引量：3
3傅志晖,程东方,梅其元,李娇,薛忠杰,吴鼎祥.32位浮点阵列乘法器的设计及算法比较[J].微电子学,2003,33(3):190-195. 被引量：10
4夏闻宇.Verilog数字系统设计教程[M].北京:北京航空航天大学出版社,2003..

1Hwang K. Computer Arithmetic Principles, Architecture and Design [M]. John Wiley & Sons, 1979.
2Baugh C R, Wooley B A. A two's complement parallel array multiplication algorithm [J]. IEEE Trans Computers, 1973; 22 (1): 1045-1047.
3Ma G K, Taylor F J. Multiplier policies for digital signal processing [J]. IEEE ASSP Magazine, 1990; 7(1) :6-20.
4Rabaey J M. Digital integrated circuits: a design perspective [M]. Prentice-Hall International, Inc. 2001.
5A.D.Booth. "A signed binary multiplication technique," J.Mech.Appl..Math.,vol.4,pp.236-240,1951.
6J.Fadavi Ardekani, "M×N Booth encoded Multiplier Generator Using Optimized Wallace Trees," IEEE Transactions on Very Large.Scale Intergration(VLSI) System", vol.1.No.2,June 1993.
7C.S.Wallace. "A suggestion for fast multipliers," IEEE Trans.Electron.Comput.,vol.EC- 13,pp. 14-17,Feb. 1964.
8I.S. Abu-Khater, A.Bellaouar,and M.I.Elmasry. "Circuit Techniques for CMOS Low-Power High-Performance Multipliers," IEEE Journal of Solid-state circuits,vol. 31.No. 10.pp. 1535-1539,Oct. 1996.
9F.Lu and H.Samue, "A 200-MHz CMOS pipelined multiplier_accumulator using a quasi--domino dyn-amic full-adder cell design," IEEE J.Solid-state circuits,voL28,pp.123-132,Feb. 1993.
10K.Hwang, "Computer arithmetic: principles,architecture,and design," John Wiley and Sons,1979.

微型机与应用

2005年第3期

内容加载中请稍等...