1[1]Semiconductor Industry Association, ITRS,2003Edition
2[2]Yuan Taur; Buchanan, D.A.; Wei Chen,et al,"CMOS scaling into the nanometer regime",Proceedings of the IEEE ,Volume: 85 , Issue: 4 ,April 1997 ,Pages:486
3[3]Van den Hove, L.; Goethals, A.M.; Ronse, K.; Van Bavel, M.; Vandenberghe, G.; "Lithography for sub90nm applications",Electron Devices Meeting, 2002.IEDM' 02. Digest. International,8-11 Dec. 2002Pages:3
4[4]Davis, J.A.;Venkatesan, R.; Kaloyeros, A ,et al,"Interconnect limits on gigascale integration (GSI) in the 21st century" , Proceedings of the IEEE , Volume:89, Issue: 3 , March 2001 Pages:305
5[5]Havemann, R.H.; Hutchby, J.A.; "Highperformance interconnects: an integration overview",Proceedings of the IEEE ,Volume: 89 , Issue: 5 , May 2001 ,Pages:586
6[6]Yang-Kyu Choi; Asano, K.; Lindert, N.,et al,"Ultra-thin body SOI MOSFET for deep-sub-tenth micron era", Electron Devices Meeting, 1999. IEDM Technical Digest. International , 5-8 Dec. 1999Pages:919
7[7]Wu Xusheng; Zhang Shengdong; Mansun Chan;Philip Chan; "Design of sub-50 nm ultrathin-body (UTB) SOI MOSFETs with raised S/D", Electron Devices and Solid-State Circuits, 2003 IEEE Conference on , 16-18 Dec. 2003 ,Pages:251
8[8]Wong, H.-S.P.; Frank, D.J.; Solomon, P.M.;"Device design considerations for double-gate,ground-plane, and single-gated ultra-thin SOI MOSFET' s at the 25 nm channel length generation",Electron Devices Meeting, 1998. IEDM 98Technical Digest., International ,6-9 Dec. 1998 ,Pages:407
