3GIRARD P, GUILLER L, LANDRAULT C, et al.Low power bist design by hypergraph partitioning: Met hodology and architectures[C]. 2000 International Test Conference, 2000.
4BANOS R,GIL C,MONTOYA M G, et al. A parallel evolutionary algorithm for circuit partitioning [C]. 2003 Euro-PDP, 2003.
5Bushnell M L,AgrawalV D.超大规模集成电路测试-数字、存储器和混合信号系统[M].蒋安平,译.北京:电子工业出版社,2005.