期刊文献+

纳米级CMOS电路的漏电流及其降低技术

Leakage Current and Leakage Reduction Techniques in Nanometer Scale CMOS Circuits
下载PDF
导出
摘要  随着CMOS工艺的进一步发展,漏电流在深亚微米CMOS电路的功耗中变得越来越重要。因此,分析和建模漏电流的各种不同组成部分对降低漏电流功耗非常重要,特别是在低功耗应用中。本文分析了纳米级CMOS电路的各种漏电流组成机制并提出了相应的降低技术。 High leakage current in deep sub-micron regimes is a significant contributor to the power dissipation of CMOS circuits as the CMOS technology scales down. Consequently, the identification and modeling of different leakage components are very important for estimation and reduction of leakage power, especially for low power applications. This paper explores nanometer scale CMOS circuits leakage mechanisms, device and circuit techniques to reduce leakage power consumption.
出处 《真空电子技术》 2005年第1期52-55,58,共5页 Vacuum Electronics
关键词 纳米级CMOS电路 漏电流组成 功耗 降低技术 Nanometer scale CMOS circuits Leakage component Power dissipation Reduction techniques
  • 相关文献

参考文献6

  • 1Keshavarzi A. Intrinsic Leakage in Low Power Deep Submicron CMOS Ics[J]. Proceedings of International Test Conference, 1997: 146-155.
  • 2Hamzaoglu F, Stan M. Circuit-Level Techniques To Control Gate Leakage for Sub-100nm CMOS[J]. Proceeding of International Symposium on Low Power Design, 2002: 60-63.
  • 3Kao J, Chandrkasan A, Antoniadis D. Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology[C]. Proceeding of ACM/IEEE Design Automation Conference, 1997: 495-500.
  • 4Kim C H, Roy K. Dynamic Scaling Scheme for Active Leakage Power Reduction[J]. Proceeding of Conference on Design ,Automation and Test in Europe,2002:163-167.
  • 5De V. Techniques for Leakage Power[J]. Design of High-Performance Microprocessor Circuits,IEEE Press,2001.
  • 6Kim C H, Roy K. Dynamic VTH Scaling Scheme for Active Leakage Power Reduction[J]. Proceeding of Conference on Design, Automation and Test in Europe,2002:163-167.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部