期刊文献+

SOI硅膜厚度对RESURF LDMOS参数的影响 被引量:1

Effect of SOI Thickness on Parameters of RESURF LDMOS 
下载PDF
导出
摘要 对SOI LDMOS进行了建模,得到了器件各主要参数的最优值与 SOI硅膜厚度的关系式.以此为基础用专业软件Medici和Tsuprem 4对器件进行了模拟,得到了最优漂移区浓度、最优击穿电压等参数随 SOI硅膜厚度的变化曲线,这些结果对实际器件的设计以及工艺生产具有参考意义. The SOI LDMOS is modeled.The correlations between several leading parameters and the SOI thickness are presented.The optimum impurity concentration and the maximum breakdown voltage are obtained by numerical analysis using Medici and Tsuprem 4.All these results are important for the design and fabrication of the device.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第3期536-540,共5页 半导体学报(英文版)
基金 国家高技术研究发展计划资助项目(批准号:2002AA1Z1550 2003AA1Z1400)~~
关键词 LDMOS RESURF SOI LDMOS RESURF SOI
  • 相关文献

参考文献14

  • 1罗卢杨,方健,罗萍,李肇基.具有降场电极U形漂移区SOI-LDMOS的耐压特性[J].Journal of Semiconductors,2003,24(2):194-197. 被引量:15
  • 2杨洪强,郭丽娜,郭超,韩磊,陈星弼.具有电阻场板的薄膜SOI-LDMOS的精确解析[J].Journal of Semiconductors,2003,24(9):977-982. 被引量:3
  • 3孙智林,孙伟锋,易扬波,吴建辉.一种新型低阻SOIP-LDMOS研究[J].科技通讯(上海),2004,10(1):67-70. 被引量:2
  • 4Garner D M,Udrea F,Lim H T,et al.Silicon-on-insulator power integrated circuits.Microelectron J,2001,32:517.
  • 5Roh T M,Lee D W,Kim J,et al.High-voltage SOI power IC technology with non-RESURF n-LDMOSFET and RESURF p-LDMOSFET for PDP scan-driver applications.Journal of the Korean Physical Society,2000,37(6):889.
  • 6Kobayashi K,Yanagigawa H,Mori K,et al.High voltage SOI CMOS IC technology for driving plasma display panels.Proceedings of International Symposium on Power semiconductor Devices & ICs,1998:141.
  • 7Kim J,Roh T M,Kim S G,et al.High-voltage power integrated circuit technology using SOI for driving plasma display panels.IEEE Trans Electron Devices,2001,48(6):1256.
  • 8Kim J,Kim S G,Roh T M,et al.A novel p-channel LDMOS transistor with tapered field oxide.Proceeding of International Symposium on Power Semiconductor Devices & ICs,1998:375.
  • 9Lee M R,Oh-Kywon,Lee S S,et al.SOI high voltage integrated circuit technology for plasma display panel drivers,1999:285.
  • 10Petruzzello J,Letavic T,Van Zwol H,et al.A thin-layer high-voltage silicon-on-insulator hybrid LDMOS/LIGBT device.ISPSD,2002:117.

二级参考文献23

  • 1富力文,阎力大.RESURF原理应用于SOI LDMOS晶体管[J].Journal of Semiconductors,1996,17(4):283-288. 被引量:7
  • 2Huang Y S,Baliga B J. Extension of RESURF principle to dielectrically isolated power devices. Proc ISPSD, 1991 : 27.
  • 3Yasuhara N, Nakagawa A, Furukawa K. SOI device structures implementing 650V high voltage output devices on VL-SIs. IEDM Tech Dig, 1991:141.
  • 4Nakagawa A, Yasuhara N, Baba Y. Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film. IEEE Tran Electron Devices, 1991,38(7): 1650.
  • 5Nakagawa A,Yamaguchi Y,et al. New high voltage SOI device structure eliminating substrate bias effects. IEDM Tech Dig, 1996:477.
  • 6Merchant S, Arnold E, et al. Realization of high breakdown voltage (>700V) in thin SOI devices. Proc ISPSD, 1991:31.
  • 7Merchant S,Arnold E,et al. Dependence of breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS Transistors. Proc ISPSD,1993:124.
  • 8Merchant S. Analytical model for the electric field distribution in SOI RESURF and TMBS structures. IEEE Trans Electron Devices, 1999,46(6) : 1264.
  • 9Matsudai T,Nakagawa A. Simulation of a 700V high-voltage device structure on a thin SOL Proc ISPSD, 1992:272.
  • 10Bruel M,Aspar B,et al. Smart cut:a promising new SOI material technology. Proceedings of 1995 IEEE International SOI Conference, 1995 : 178.

共引文献16

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部