期刊文献+

Elevated Source/Drain Engineering by Novel Technology for Fully-Depleted SOI CMOS Devices and Circuits

采用新的抬高源漏工艺技术制作的全耗尽SOI CMOS器件和电路(英文)
下载PDF
导出
摘要 m thin-film fully-depleted SOI CMOS devices with elevated source/drain structure are fabricated by a novel technology.Key process technologies are demonstrated.The devices have quasi-ideal subthreshold properties;the subthreshold slope of nMOSFETs is 65mV/decade,while that of pMOSFETs is 69mV/decade.The saturation current of 1.2μm nMOSFETs is increased by 32% with elevated source/drain structure,and that of 1.2μm pMOSFETs is increased by 24%.The per-stage propagation delay of 101-stage fully-depleted SOI CMOS ring oscillator is 75ps with 3V supply voltage. 采用新的工艺技术,成功研制了具有抬高源漏结构的薄膜全耗尽SOICMOS器件.详细阐述了其中的关键工艺技术.器件具有接近理想的亚阈值特性,nMOSFETs和pMOSFETs的亚阈值斜率分别为65和69mV/dec.采用抬高源漏结构的1.2μmnMOSFETs的饱和电流提高了32%,pMOSFETs的饱和电流提高了24%.在3V工作电压下101级环形振荡器电路的单级门延迟为75ps.
作者 连军 海潮和
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第4期672-676,共5页 半导体学报(英文版)
关键词 FDSOI CMOS elevated source/drain FDSOI CMOS 抬高源漏
  • 相关文献

参考文献7

  • 1刘新宇,孙海峰,刘洪民,陈焕章,扈焕章,海潮和,和致经,吴德馨.全耗尽CMOS/SOI工艺[J].Journal of Semiconductors,2003,24(1):104-108. 被引量:11
  • 2Bagchi S, Grant J M,Chen J, et al. Fully depleted SOI devices with TiN gate and elevated source-drain structure. IEEE International SOI Conference, 2000: 56.
  • 3Veeraraghavan S, Fossum J G. Short-channel effects in SOI MOSFET's. IEEE Trans Electron Devices, 1989,36: 522.
  • 4王文平,黄如,张国艳.亚100nm SOI器件的结构优化分析[J].Journal of Semiconductors,2003,24(9):986-990. 被引量:3
  • 5Colinge J P. Reduction of floating substrate effect in thin-film SOI MOSFET's. IEEE Trans Electron Devices, 1995,42:187.
  • 6Chau R, Kavalieros J, Doyle B, et al. A 50nm depleted sub strate CMOS transistor(DST). IEDM Tech Digest, 2001:621.
  • 7Su L T,Sherony M J, Hu H,et al. Optimization of series resistance in sub-0. 2-tm SOI MOSFET's. IEDM Tech Digest, 1993:723.

二级参考文献15

  • 1Colinge J P.Silicon-on-insulator technology:materials to VLSI.Boston:Kluwer Academic Piblishers,1991
  • 2Hwang B Y,et al.Int Conf on SSDM,Yokohama,1994:265
  • 3http:∥www.ibm.com/news/1998/08/03.phtml
  • 4Lai P T,et al.Interface properties of no-annealed N2O-grown oxynitride.IEEE Trans Electron Devices,1999,46(12):2311
  • 5Gao Wenyu.Fromation techniques and characteristics of thin gate dielectric.PhD dissertation of Institute of Semiconductors.The Chinese Academy of Scieces,2000[高文钰.薄栅介质的制备与特性研究.中国科学院半导体研究所博士学位论文,2000]
  • 6Liu Xinyu.Investigated of CMOS/SOI 64Kb SRAM,PhDdissertation of MECCAS,2001[刘新宇.CMOS/SOI 64Kb静态随机存储研究.中国科学院微电子中心博士学位论文,2001]
  • 7Mendicino M S,Seebauer E G.J Electrochem Soc,1995,142:28
  • 8Xu Qiuxia,Hu Chenming.IEEE Trans Electron Devices,1998,45:2002
  • 9Hsiao T C,et al.IEEE Electron Device Lett,1997,18:309
  • 10Liu Ping,et al.IEEE Trans Electron Devices,1998,45:1280

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部