期刊文献+

信号流驱动的模拟电路版图综合方法(英文)

A Signal-Flow Driven Automatic Physical Synthesis Methodology for Analog Circuits
下载PDF
导出
摘要 提出了一种新的基于信号流分析的模拟电路版图综合方法.电路分析子系统采用新提出的信号流分析方法再结合已有的电路拓扑分析和电路灵敏性分析方法生成布图约束控制电路性能的衰减.由于考虑了电路中有关信号流的启发式信息,该方法的复杂性较一般的纯粹性能驱动方法小.然后分别在器件生成子系统、布图子系统和布线子系统中实现这些约束,使得这些约束在最容易实现的阶段得到满足.实际的电路例子已经证明了这一方法可以获得出色的电路性能. This paper introduces a novel automatic physical synthesis methodology for analog circuits based on the signal-flow analysis.Circuit analysis sub-system adopts the newly advanced methodology,circuit topology analysis,and circuit sensitivity analysis to generate layout constraints and control performance degradations.Considering the heuristic information about signal-flow,complexity of the methodology is less than the pure performance-driven methodology.And then these constraints are implemented in device generation,placement,and routing sub-systems separately,which makes the different constraints be satisfied at most easily implemented stages.Excellent circuit performance obtained by the methodology is demonstrated by practical circuit examples.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第4期689-696,共8页 半导体学报(英文版)
基金 国家自然科学基金(批准号:90307005) 国家自然科学基金国际合作项目(批准号:60121120706) 美国国家自然科学基金(批准号:CCR 0096383) 国家高技术研究发展计划(批准号:2004AA1Z1050)资助项目~~
关键词 模拟电路布图自动化 信号流 电路分析 器件生成 布局 布线 analog layout automation signal-flow circuit analysis device generation placement routing
  • 相关文献

参考文献16

  • 1Onodera H, Kanbara H, Tamaru K. Operational amplifier compilation with performance optimization. Proc IEEE CICC,1989:17.
  • 2Koh H Y,Sequin C H,Gray P R. OPASYN: a compiler for CMOS operational amplifiers. IEEE Trans Computer-Aided Design, 1990,9:113.
  • 3Harjani R,Rutenbar R A,Carley L R. OASYS:A framework for analog circuit synthesis. Carnegie Mellon Univ. , Pittsburgh,PA,Res Rep CMUCAD-89-65,1989.
  • 4Yaghutiel H, Vincentelli A A,Gray P R. A methodology for automated layout of switched-capacitor filters. Proc IEEE ICCAD, 1986: 444.
  • 5Jusuf G,Gray P R,Vincentelli S A. CADICS-Cyclic analog-todigital converter synthesis. Proc IEEE ICCAD, 1990:286.
  • 6Rijmenants J,Litsios J B, Schwarz T R, et al. ILAC: an automatic layout tool for analog CMOS circuits. IEEE J Solid State Circuits, 1989,24(2) :417.
  • 7Cohn J M, Garrod D J, Rutenbar R A, et al. KOAN/ANAGRAM Ⅱ :new tools for device-level analog placement and routing. IEEE J Solid-State Circuits,1991,26(3) :330.
  • 8Chang H, Vincentelli S A,Balarin F, et al. A top-down, constraint-driven design methodology for analog integrated circuits. Proc IEEE CICC, 1992:841.
  • 9Choudhury U,Vincentelli S A. Use of performance sensitivi ties in routing of analog circuits. Proc IEEE Int Symp CircuitsSyst, 1990: 348.
  • 10Yi Su,Dong Sheqin,Hao Qingsheng,et al. Automated analog circuits symmetrical layout constraint extraction by partition.Proc ASICON, 2003:166.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部