期刊文献+

一种受限资源的软件流水滚动调度算法 被引量:1

Resource-constrained rotation scheduling algorithm for software pipelining
下载PDF
导出
摘要 在VLIW处理器程序设计时,良好的手动汇编通常比复杂的编译器能够更有效地解决实际问题,但手动编码是一项易出错、耗时的工作,为了有效地实现手动编码,提出了一种手动编码的启发式实现方法,循环可以用数据流图(DFG)来表达,而每种DFG代表了一种调度,根据DFG可以建立一张带资源限制的调度表,通过对表的滚动(隐式重定时),可以逐步实现更紧凑的调度,同时尽可能多地预先罗列出算法的多种调度方案,以选择其中最佳的方案.该方法相对于单纯的手动编码和复杂的编译器能够在更短的时间内实现算法,并能达到最优的并行效果. In programming for VLIW-type processors, excellent hand-coding method is more efficient than sophisticated compilers. But hand-coding method is error-prone and time consuming. For realizing hand-coding efficiently, a novel method based on a framework of scheduling heuristics was presented. A loop was modeled as a data flow graph (DFG) where each DFG represented a kind of scheduling. DFG was used to build a resource-constrained pipelining scheduling table. Adoption of a rotation technology (also called implicit retiming) on the scheduling table, a complex schedule was transformed to a more compact schedule. It is necessary to explore as many as possible scheduling algorithms in determining the optimal scheduling. The methodology helps to produce more efficient code in a shorter time compared to simple hand-coding approaches as well as sophisticated compilers, and can achieve the best parallel result.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2005年第4期506-510,共5页 Journal of Zhejiang University:Engineering Science
关键词 软件流水 数据流图 调度 Data flow analysis Scheduling
  • 相关文献

参考文献4

  • 1ALLAN V H, JONES R B, LEE R M. Software pipelining[J]. ACM Computing Surveys,1995, 27(3): 367 - 432.
  • 2LEISERSON C E, SAXE J B. Retiming synchronous circuitry[J]. Algorithmica, 1991, 6(1): 5-35.
  • 3GOOSSENS G, VANDEWALLE J, DE MAN H. Loop optimization in register-transfer scheduling for DSP systems[A]. Proceedings of the ACM/IEEE Design Automation Conference[C]. Las Vegas: ACM and IEEE Computer Society, 1989: 826 - 831.
  • 4GRANSTON E, SCALES R, STOTZER E, etal. Controlling code size of software- pipelined loops on the TMS320C6000 VLIW DSP architecture[A]. In Proceedings of the 3rd Workshop on Media and Streaming Processors in Conjunction with 34th Annual International Symposium on Micro-architecture[C]. New York: ACM,2001: 29- 38.

同被引文献5

  • 1SAPUTRA H, KANDEMIR M, VIJAYKRISHNAN N, et al. Energyconscious compilation based on voltage scaling[ C ]//Proc of the Joint Conference on Languages, Compilers and Tools for Embedded System. New York : ACM Press, 2002:2-11.
  • 2CHAO L F, LAPAUGH A S, SHA E H M. Rotation scheduling:a loop pipelining algorithm[ J]. IEEE Trans on Computer-aided Design of Integrated Circuits and Systems, 1997,16 (3) :229-239.
  • 3KANG S M, LEBLEBICI Y. CMOS digital integrated circuits analysis and design[M].北京:清华大学出版社,2002.
  • 4BURD T D. Energy-efficient processor system design [ D ]. Berkeley: University of California, 2000.
  • 5王彪,王小鸽.功耗管理中的动态电压调整综述[J].计算机应用研究,2007,24(8):8-12. 被引量:7

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部