期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

EDSMT微体系结构研究 被引量：3

Research on the Microarchitecture of EDSMT
下载PDF
导出
摘要 本文提出了一种多线程微处理器微体系结构EDSMT。EDSMT有效结合显示并行指令计算 EPIC和动态同时多线程DSMT技术,通过软、硬件协同的方式充分开发和有效支持多个层次的并行性。EDSMT能够降低硬件设计的复杂性,提高微处理器性能。 In this paper, we propose a kind of microarchitecture for multithreading microprocessors: EDSMT. Based on the EPIC and Dynamic Simultaneous Multithreading, EDSMT can exploit and support multi-level parallelism efficiently by means of software and hardware synergizing. At the same time, EDSMT can decrease the complexity of hardware designing, and increase the performance of microprocessors.
作者 蒋江 邢座程 张民选
机构地区 国防科技大学计算机学院
出处 《计算机工程与科学》 CSCD 2005年第4期87-91,共5页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60376018 60273069) 国家自然科学基金重大研究计划(90207011)
关键词 微处理器 EDSMT 微体系结构 多线程处理器 multithreading SMT EPIC microarchitecture
分类号 TP332 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献9

  • 1Jack Lo, Susan Eggers, Joel Emer, et al. Converting Thread-Level Parallelism into Instruction-Level Parallelism via Simultaneous Multithreading[J]. ACM Trans on Computer Systems, August 1997, 322-354.
  • 2H Akkary, M A Driscoll. A Dynamic Multithreading Processor[C]. Proc 31st Annual Int'l Symp Microarchitecture[C]. 1998.
  • 3M S Schlansker, B R Rau. EPIC: Explicitly Parallel Instruction Computing[J]. IEEE Computer, 2000,32(2).
  • 4Itanium Processor Microarchitecture Reference: for Software Optimization[EB/OL]. http: //www.developer.intel.com/design/ia64/itanium.htm,2000-05.
  • 5H Sharangpani, K Arora. Itanium Processor Microarchitecture[A]. IEEE MICRO[C]. 2000.24-43.
  • 6E Rotenberg, Q Jacobson, Y Sazeides, et al. Trace Processors[A]. 30th In't Symp on Microarchitecture[C]. 1997. 138-148.
  • 7J-Y Tsai, P-C Yew, The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation[A]. Proc Conf PACT[C].
  • 8H Akkary, M A Driscoll. A Dynamic Multithreading Processor[A]. Proc 31st In't Symp MICRO[C]. 1998.226-236
  • 9P Marcuello, A Gonzales, J Tubella. Speculative Multi-threaded Processors[A]. Proc Int'l Conf Supercomping[C]. 1998.77-84.

同被引文献19

  • 1尉红梅,姚建华.并行语言及编译技术现状和发展趋势[J].计算机工程,2004,30(B12):97-98. 被引量：5
  • 2Intel IA-64 Architecture Software Developer's Manual, Revision 1. 1[M]. Intel Corporation, 2000.
  • 3黄彩霞 李勇 张民选.安腾微处理器软件流水的硬件支持.高技术通讯,2004,(8).
  • 4Lo J L, Panrekh S S, Eggers S J, et al. Software-Directed Register Deallocation for Simultaneous Multithreaded Processors [J]. IEEE Trans on Parallel and Distributed Systems, 1999, 10(9):922-933.
  • 5Liao C, Hernandez O, Chapman B, et al. OpenUH: An Optimizing, Portable OpenMP Compiler[R]. Technical Report Number UH-CS-05-27, Department of Computer Science University of Houston, 2005.
  • 6Shen J P,Lipasti M H.现代微处理器设计-超标量处理器基础[M].张承义,等译.北京:电子工业出版社,2004.
  • 7D Tullsen, S Eggers, H Levy. Simultaneous mulfithreading: maximizing on-chip parallelism[A] .The 22rd Annual International Symposium on Computer Architecture (ISCA)[ C] .New York: ACM Press, 1995.392 - 403.
  • 8K Olukotun,B A Nayfeh, L Hammond, K Wikson, K Chang. The case for a single-chip multiprocessor[ J]. Computer Architecture News, 1996,24(SI) :2 - 11.
  • 9Y Li,D Brooks,Z Hu, K Skadron,P Bose. Understanding the energy efficiency of simultaneous multithreading[ A]. The 2004 International Symposium on Low Power Electronics and Design [C]. Newport Beach,California: ACM Press,2004.44 - 49.
  • 10R Sasanka, S V Adve, Y K Chen, E Debes. The energy efficiency of CMP vs. SMT for multimedia workloads [ A ]. The 18th Annual International Conference on Supercomputing[ C ]. Saint-Malo, France: ACM Press, 2004.196 - 206.

引证文献3

二级引证文献2

计算机工程与科学
2005年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部