期刊文献+

JPEG图像压缩算法的IP核设计 被引量:6

IP core design of JPEG image compression algorithm
下载PDF
导出
摘要 以基于矩阵分解的二维DCT算法为基础,设计了JPEG图像压缩算法的IP核,并用Verilog HDL语言对各模块和整个IP核进行了RTL级描述和仿真,实验结果验证了设计的正确性。 The IP Core of JPEG Image compression algorithm was designed based on the 2-D DCT algorithm adopting the matrix decomposition. The IP Core and all of the modules were described and simulated by Verilog-HDL language at RTL level. Experiment results show that the design of the proposed method is validated.
出处 《计算机应用》 CSCD 北大核心 2005年第5期1076-1077,1080,共3页 journal of Computer Applications
关键词 JPEG 2D—DCT IP核 图像压缩 JPEG 2D-DCT IP core image compression
  • 相关文献

参考文献5

二级参考文献12

  • 1曹志刚 钱亚生.现代通信原理[M].北京:清华大学出版社,2000.7-77.
  • 2Uramoto S,et al.A 100MHz 2-D Discrete Cosine Transform Core Processor[Jl. IEEE J. Solid-state Circuits. 1992-04, 27: 492-499.
  • 3Sun M T, et al. A Concurrent Architecture for VLSI Implementation of Discrete Cosine Transform[J], IEEE Trans. Circuit Syst., 1987-08,34(8).
  • 4Chen W, et al, A Fast Computational Algorithm for the Discrete Cosine Transform[J]. IEEE Trans, Commun, 1977-09, 25: 1004-1009.
  • 5Madisetti Avanindra, et al. A 100MHz 2-D 8x8DCT/IDCT Processor for HDTV Applications[J]. IEEE Transactions on Circuits and Systems for Video Technology, 1995-04, 5 (2).
  • 6Srinivasan V., et al. VLSI Design of High-Speed Time-Recuisive 2-D DCT/IDCT Processor for Video Applications [J]. IEEE Transaction on Circuits and Systems for video Technology, 1996-02, 6 ( 1 ):87-96.
  • 7Jen-shium Chiang, et al. A High Throughout z-Dimensional DCT/IDCT Architecture for Real-time Image and video System [A], The 8th IEEE International conference on Electroaics, cricuits and systems, 2001,ICECS 2001 [C]. 2001, 2:867-870.
  • 8Yamazaki T, et al. Multi-purpose inner-product LSI for Video Rate Signal Processing[A]. IEEE Workshop on VLSI Signal Process[C]. 1990-11,1-12.
  • 9Cheng Kuo-Hsing, et al, The Design and implementation of DCT/IDCT Chip with Novel Architecture[A], ISCAS 2000-IEEE International Symposium on Circuits and Systems[C]. Geneva, Switzerland, 2000-05, 28-31.
  • 10Miyazaki T. DCT/IDCT Processor for HDTV Signal Processing with DSP Silicon Compiler[J]. VLSI Signal Processing, 1993, (5): 151-158.

共引文献9

同被引文献34

引证文献6

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部