期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

数字系统中高层次设计的最优调度算法比较

Comparison of Optimal Schedule Algorithms of Digital System in High-level Design
下载PDF
导出
摘要 高层次设计技术是数字系统设计的关键技术,是近年来国内外研究、开发和应用的热门课题。文章用形式化方法描述了两种流行的高层次设计的软件算法,并进行了实验验证。 High level design is a key technology of today's electronic design, and becomes very popular in electronic design automation(EDA). This paper integrates a formal method with two popular software algorithms in high level synthesis and gives out an experimental result.
作者 王晓峰 何积丰
机构地区 华东师范大学计算机科学技术系
出处 《计算机工程》 CAS CSCD 北大核心 2005年第10期87-88,230,共3页 Computer Engineering
关键词 高层次设计 数据流图 剪枝 High-level design Data flow graphs Prune
分类号 TP311 [自动化与计算机技术—计算机软件与理论]
  • 相关文献

参考文献1

二级参考文献36

  • 1Parker A C, Pizarro J T, Milnar M. MAHA: A program for datapath synthesis. In Proc. 23rd Design Automation Conference, Las Vegas, NV, USA, 1986, pp.461-466.
  • 2Kim T K, Yonezawa N, Liu W S J, Liu C L. A scheduling algorithm for conditional resource sharing - A hierarchical reduction approach. IEEE Trans. CAD-ICAS, Apr., 1994, 13(4): 425-438.
  • 3Hu Y, Carlson B S. A unified algorithm for the estimation and scheduling of data flow graphs. Journal of Circuits Systems and Computers, June, 1996, 6(3): 287-318.
  • 4Tiruvuri G, Chung M. Estimation of lower bounds in scheduling algorithms for high-level synthesis. ACM Trans.Design Automation of Electronic Systems, Apr., 1998, 3(2): 162-180.
  • 5Narasimhan M, Ramannjam J. On-lower bounds for scheduling problems in high-level synthesis. In Proc. 2000 Design Automation Conference, Los Angeles, CA, USA, June, 2000, pp.546-551.
  • 6Jain R, Parker A C, Park N. Predicting system-level area and delay for pipelined and non-pipelined designs. IEEE Trans. CAD-ICAS, 1992, 11(8): 955-965.
  • 7Timmer A H, Heijligers M J M, Jess J A G. Fast system-level area-delay curve prediction. In Proc. 1st Asian Pacific Conference on Hardware Description Languages, Standards and Applications, Brisbane, Australia, Dec.,1993, pp.198-207.
  • 8Nourani M, Papachristou C. A layout estimation algorithm for RTL datapaths. In Proc. 30th Design Automation Conference, Dallas, TX, USA, 1993, pp.285-291.
  • 9Timmer A H, Jess J A G. Execution interval analysis under resource constraints. In Proc. International Conference on Computer Aided Design, Santa Clara, CA, USA, Nov., 1993, pp.454-459.
  • 10Sharma A, Jain R. Estimating architectural resources and performance for high-level synthesis applications. In Proc. 30th Design Automation Conference, Dallas, TX, USA, 1993, pp.355-360.

共引文献1

计算机工程
2005年 第10期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部