期刊文献+

ARM嵌入式CPU在ADSL片上系统中的设计应用

Design and Application of ARM Embedded CPU in ASDL System on Chip
下载PDF
导出
摘要 ARM嵌入式CPU[1]是目前广泛应用的高性价比的RISC类型CPU核,文中主要描述了以ARM7TDMI为核心的ADSL片上系统的设计实现过程。现在,在SOC的设计中仍然有许多不确定问题需要解决,如设计流程、工程费用、IP核、软硬件协同验证等。本设计中,把ADSL系统芯片划分为软件和硬件2部分,这样软硬件协同验证就非常重要。在硬件验证平台中包含了FPGA,ARM测试片,其他IP核测试片等模块,ADSL应用程序可以在此硬件平台上运行,如果运行测试正确,那么功能设计就完成了。接下来进行时序验证和物理设计,最后,采用0.18μmCMOS工艺实现了芯片的设计,结果显示所有指标都符合的规划设计目标。 ARM RISC CPU Core is widely used in SOC design, this paper discusses the implementation of ADSL SOC based on ARM7TDMI. At present there are still many problems in SOC design, such as design flow,NRE fee,IP core,software and hardware coverification. In this project we partition the ADSL SOC design with software design and hardware design, the hardware software cosimulation is very important in this project. In our hardware test platform including FPGA,ARM testchip and other IP core testchip, ADSL application software can run in this test platform. If application software run correctly,we think system function design is finished. Then we begin timing simulation and physical design in submicro process,synthesis and timing simulation become more difficultly. At last, we complete the physical design using 0.18 μm CMOS process, the results show that this project is successful.
作者 郑立 马骏
出处 《现代电子技术》 2005年第12期28-29,31,共3页 Modern Electronics Technique
关键词 ARM核 片上系统 ADSL 嵌入式系统 ARM core SOC ADSL embedded system
  • 相关文献

参考文献5

二级参考文献9

  • 1[1]P.S.Chow,J.C.Tu,J.M.Cioffi,Performance evaluation of a multichannel transceiver system for ADSL and VHDSL Services.IEEE Journal on Selected Areas in Communications,Vol.9,No.6,Aug.1991
  • 2[2]J.S.Chow,J.C.Tu,J.M.Cioffi,A discrete multitone transceiver system for HDSL applications,IEEE Journal on Selected Areas in Communications.Vol.9,No.6,Aug.1991
  • 3[3]S.D.Sandgerg,M.A.Tannes,Overlapped discrete multitone modulation for high speed copper wire communications.IEEE Journal Of Selected Areas in Communications,Vol.13,No.9,Dec.1995
  • 4[4]J.G.Proakis,Digital communications,Third Edition,Publishing House of Electronics Industry,1993
  • 5Lu cS,GiovanniDM.Resolution,o pti mization ,a ndencod ingofpoin ter var iablesfort hebehavio ralsynthes isfromC[].IEEE TransactionsonComputer -AidedDesignofIntegr atedCircuitsandSystems.2001
  • 6RahulB,Giovanni DM,D anielDG,etal.Syst em-on-Chipspe cif icationa ndmodelin gusingC++: cha llengesandopportun ities[].IEEED esign&TestofComputers.2001
  • 7SteveF.ARM System-on-Chip architecture[]..2000
  • 8RolfC,PeterB,Andreas H,etal.Desi gnmethodolo gyf o ralar gecommunicati onchip[].IE EEDesign&Te stofComputers.2000
  • 9Pr abir CM,NicholasVB.Ananalog_ dig italinte rfaceforcellul artelep hony[].IEEEJournalofSolid-StateCircuit.1995

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部