期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

新型低压、高速CMOS电荷泵电路 被引量：2

A New Type of Charge-Pump Circuit for Low-Voltage High-Speed PLL Application
下载PDF
导出
摘要 针对电荷泵传统电路中存在的电荷注入、时钟馈通、电荷分享等现象、问题,提出了相应的解决措施,并且提出了一种新型的电荷泵电路。电路按0.18μmCMOS工艺设计,Spectre仿真,可以工作在1V电源电压下,频率达到1GHz,输出电压范围为100～980mV,功耗130μW,输出波形连贯无跳跃。该电荷泵具有结构简单、低压低功耗的特性,适合高速锁相环电路的使用。 The phenomena of charge injection, clock feedthrough and charge sharing in charge pump are analyzed, and the relevant measures are given. Based on above analysis, we proposed a new type of charge pump circuit, which is simple, suitable for high speed PLL circuit and can work at low supply. The charge pump is designed according to a standard CMOS 0.18 μm technology. It is able to operate at 1 V supply and the output voltage is from 100 mV to 980 mV, power comsumption about 130μw, not exhibiting any spurious jump phenomenon.
作者 俞宏 韩雁
机构地区 浙江大学微电子技术与系统设计研究所
出处 《电子器件》 CAS 2005年第2期279-282,共4页 Chinese Journal of Electron Devices
关键词 电荷泵 锁相环 电荷注入 高速低功耗 charge pump phase-locked loop(PLL) charge injection high speed low power consumption
分类号 TN702 [电子电信—电路与系统]
  • 相关文献

参考文献7

  • 1Ahn H and Allstot D. A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications [J]. IEEE Solid-State Circuits, Mar. 2000, 35: 450-454.
  • 2Rategh H, Samavati H, and Lee T. A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver [J]. IEEE J. Solid-State Circuits, May 2000, 35: 780-787.
  • 3Meghelli M, Parker B, Ainspan H, and Soyuer M. SiGe BiCMOS 3.3-V clock and data recovery circuits for 10-Gb/s serial transmission systems [J]. IEEE J. Solid-State Circuits,Dec.2000, 35: 1992-1995.
  • 4Ganesh Kumar Balachandran and Phillp E. Allen. Switched-current circuits in digital CMOS technology with low charge-injection errors [J]. Solid-State Circuits, Oct.2002, IEEE Journal of 37 ( 10): 1271- 1281.
  • 5Liang Dai and Harjani, R. CMOS switched-op-amp-based sample-and-hold circuit [J]. Solid-State Circuits IEEE Journal of, Jan.2000, 35 (1): 109- 113.
  • 6LIN Yijing and SHENG Shimin. A Novel Charge Pump in PLL [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, May.2002, 38 (3).
  • 7Baki R A and El-Gamal M N. A new CMOS charge pump for low-voltage high-speed PLL applications [C]. In: Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, 25-28 May 2003 Volume 1: I-657～I-660.

同被引文献9

  • 1王烜,来金梅,孙承绶,章倩苓.用于高速PLL的CMOS电荷泵电路[J].复旦学报（自然科学版）,2005,44(6):929-934. 被引量：13
  • 2Khalil Arshak Chmar Abubaker Essa Jafer. Improved Charge Pump for Reduced Clock Feed through and Charge Sharing Suppression [C]//Proceedings of the Fifth IEEE International Caracas Conference on Devices,Circuits and Systems,2004, (11):192-194.
  • 3Yang HQward C,Lee Lance K,and Co Ramon S,A Low Jitter 0. 3-165 MHz CMOS PLL Frequency Synthesizer for 3 V/5 V Operation[J]. IEEE Solid-State Circuits 1997,32(4) : 582-586.
  • 4Bortecene Terlemez and John P. Uyemura. the Design of a Differential CMOS Charge Pump for High Performanee Phase- Locked Loops[C]//IEEE ISCAS 2004,561-564.
  • 5Patrik Larsson A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability [J]. IEEE Solid-State Circuits, 1999,34(12) :1951-1960.
  • 6Hung Chih-Ming and Kenneth K. O. A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop[J]. IEEE Solid-State Circuits,2002,37(4) :521-525.
  • 7Akihiro Yamagishi,Mamoru Ugajin and Tsuneo Tsukahara. A 1-V 2.4-GHz PLL Synthesizer with a Fully Differential Prescaler and Low-off-Leakage Charge Pump[J]. IEEE MIT-S Digest 2003,733-736.
  • 8Lee Jae-Shin, Keel Min-Sun, Lim Shin-Il and Kim Suki, Charge Pump with Perfect Current Matching Characteristics in Phase- Locked Loops[J]. Electronics Letters,2003,36(11) : 1907-1908.
  • 9Chang Robert C. and KUO Lung-Chih. A New Low-Voltage Charge Pump Circuit for PLL[C]//ISCAS 2000-IEEE International Symposium on Circuits and Systems, 2000, (5) : 28-31.

引证文献2

二级引证文献3

电子器件
2005年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部