期刊文献+

一种CMOS高速可编程双模前置分频器 被引量:1

A CMOS High-Speed Programmable Dual-Modulus Prescaler
下载PDF
导出
摘要 在锁相环设计中,双模前置分频器(dual-modulusprescaler)是一个速度瓶颈,而D触发器是限制其速度的主要因素。我们对传统的Yuan-Svensson真正单相时钟(TSPC)D触发器(DFF)做了改进,给出了动态有比D触发器的结构,该触发器结构简单,工作频率高,功耗低。并基于此设计了一个可变分频比双模前置分频器,可适用于多种无线通信标准。采用0.35μmCMOS工艺参数进行仿真,结果表明,在3.3V电源电压下其工作频率可达4.1GHz。 In PLL design, dual-modulus prescaler is one of the bottlenecks in achieving a higher operation speed, and D flip-flop is the key factor limiting the speed of prescaler. A modification of the conventional Yuan-Svensson TSPC D flip-flop is made, and the structure of dynamic ratioed flip-flop is presented. This flip-flop is simple and could work at very high frequency, low power. Based on this technique a programmable dual-modulus prescaler is designed, and can be applied to several different wireless communication standards. The simulation results in 0.35 μm CMOS process show that the maximum input frequency is 4.1 GHz at the power supply of 3.3 V.
作者 孙铁 惠春
出处 《电子器件》 CAS 2005年第2期398-400,403,共4页 Chinese Journal of Electron Devices
关键词 锁相环 频率合成器 前置分频器 D触发器 PLL(phase locked loop) frequency synthesizer prescaler D flip-flop
  • 相关文献

参考文献9

  • 1Yamaochi Y, Nakajima O, Nagata K, et al. A 15GHz monolithic two-modulus prescaler[J]. IEEE J Solid-State Circuits, 1991,26:1632-1636.
  • 2Singh H P, Sadler R A, Tanis W J, and Schenberg A N. GaAs prescalers and counters for fast-setting frequency synthesizers[J]. IEEE J. Solid-State Circuits,1990,25:239-245.
  • 3Yuan J and Svensson C. High-speed CMOS circuit technique[J]. IEEE J Solid-State Circuits, Feb.1989,24:62-70.
  • 4Huang Q and Rogenmoser R.Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks[J]. IEEE J. Solid-State Circuits, Mar. 1996,31:456-465.
  • 5Chang B, Park J, and Kim W.A 1.2GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flop[J]. IEEE J. Solid-State Circuits, May 1996,31:749-752.
  • 6Yang C Y, Dehng G K, Hsu J M, et al.New dynamic flip-flops for high-speed dual-modulus prescaler[J]. IEEE J Solid-State Circuits, Oct. 1998,33:1568-1571.
  • 7Pellerano S, Levantino S, Samori C, et al.A 13.5-mw 5-GHz frequency synthesizer with dynamic-logic frequency divider[J]. IEEE J. Solid-State Circuits, Feb. 2004,39(2):378-383.
  • 8张春晖,李永明,陈弘毅.一种采用新触发器的高速CMOS前置分频器[J].Journal of Semiconductors,2001,22(6):788-791. 被引量:10
  • 9Ahn H J, Ismail M.GHz programmable dual modulus prescaler for multi standard wireless applications[C].In: Proc. IEEE international symposium on circuits and systems, 2002.vol.1,pp.137-140,May 2002.

二级参考文献1

共引文献9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部