期刊文献+

参数化总线桥的设计及其可重用性测量 被引量:1

Parameterized Bus Bridge Design and Reusability Measurement
下载PDF
导出
摘要 基于IP重用的设计方法是提高SoC设计效率的有效途径。为了使IP可以多次重用于不同系统体系结构和不同应用场合,应该尽可能提高IP的可配置能力,参数化设计是实现可配置的一种常用方法。文中研究了一个参数化总线桥IP软核的设计,并使用LOC作为度量指标定量地分析了参数化设计方法和非参数化设计对IP可重用性带来的影响。 Reuse design based on IPs can improve SoC productivity availably. To make IP reuse in different system architectures and across a variety of applications, IP should be as much configurable as possible. Parameterized design is a common solution to make IP configurable. This paper presents a parameterized soft IP design of bus bridge, and a quantitative analysis that parameterized design how effects on IP's reusability compared with non-parameterized design,using LOC (line of code) as a metric.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2005年第2期241-245,共5页 Research & Progress of SSE
基金 863计划(项目编号:2002AA1Z1730) 科技部重要技术标准研究专项(项目编号:2002BA906A07)
关键词 知识产权 参数化 可重用性 测量 intellectual property parameterize reusability measurement
  • 相关文献

参考文献10

  • 1Tracking Design Reuse in the Semiconductor Industry:A Key to IP Business Sucess,Collett International,Inc,VSIA Meeting Report,1998.
  • 2Michael Keating,Pierre Bricaud.Reuse Methodology Manual[M].Boston:KLUWER Academic Publishers,1999:38-44.
  • 3Tony D Givargis,Frank Vahid.Parameterized System Design,Proceedings of the 8^th International Workshop on Hardware/Software Co-design,2000:98-102.
  • 4ZHAO J C,CHEN W L,WEI S J.Parameterized IP Core design,ASICON IEEE,2001:744-747.
  • 5Jeffery S Poulin.Measuring Software Reusability,the 3 rd International Conference on Software Reuse,1994:126-138.
  • 6IEEE 1364-2001,IEEE Standard for Verilog Hardware Description Language,IEEE 2001.
  • 7On-Chip Bus Attributes Specification,Ver.2.0, VSIA OCB DWG,2001.
  • 8Motorola Semiconductor Reuse Standards:IP Interface,Motorola Inc,2001.
  • 9AMBA Specification,Rev 2.0,www.arm.com,1999.
  • 10On-Chip Peripheral Bus Architecture Specifications,Version 2.1,www.chips.ibm.com.

同被引文献9

  • 1熊志辉,李思昆,陈吉华,王海力,边计年.一种基于层次平台的SoC系统设计方法[J].电子学报,2004,32(11):1815-1819. 被引量:9
  • 2张振,杨羽,张溯,胡永华.一种基于PVCI的总线封装设计[J].微处理机,2004,25(6):1-3. 被引量:1
  • 3Chang H.Surviving the SoC revolution:a guide to platform-based design[M].Boston:Kluwer Academic Publisher,1999:3-8.
  • 4Altizer B.Platform-based design:the next reuse frontier[A].Embedded Systems Conference[C].San Francisco:ESC Press,2002:1-8.
  • 5Keutzer K,Malik S,Newton A R,et al.System-level design:orthogonalization of concerns and platform-based design[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2000,19(12):1523-1543.
  • 6Carloni L P,De Bernardinis F,Sangiovanni-Vincentelli A L,et al.The art and science of integrated systems design[A].ESSCIRC,2002,The Proceedings of the 28th European Solid-State Circuits Conference[C].Florence:ESC Press,2002:25-36.
  • 7Xu Jiang,Wayne W.Platform-based Design and the first Generation Dilemma[A].The Ninth IEEE/DATC Electronic Design Processes workshop[C].[S.l.]:[s.n.],2002:21-23.
  • 8VSI Alliance Virtual Component Interface Standard Version 2(OCB 2 2.0)[EB/OL].http://www.vsiorg/docunents/vsiado cumentshth,2001-04-15.
  • 9Zhao J C,Chen W L,Wei S J.Parameterized IP core design[A].ASICON IEEE,2001[C].[S.l.]:[s.n.],2001:744-747.

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部