期刊文献+

并行交换中支持包保序的缓存结构及调度算法 被引量:3

The Buffer Structure and Scheduling Algorithm for Maintaining Packet Order in the Parallel Switch
下载PDF
导出
摘要 并行交换结构的并行工作原理和负载平衡特性使得属于同一流的分组或者信元被分散到多个交换模块进行处理 ,在输出端口它们的先后顺序无法得到保证 .为了解决该问题 ,本文提出一种支持包保序的新技术 ,包括两级虚拟输入排队 (VIQ)结构和包保序轮询 (SKRR)调度算法 ,并且从理论上分析了这种新技术的吞吐率和时延性能 . Due to the parallelism and load-balancing of parallel switches,the packets (or cells) within the same flow will be spread into several low speed switching fabrics for processing.When these packets are sent to the output,however,their sequence can not be guaranteed.For keeping packet order,this paper proposes a novel technique that includes the buffer structure of two-stage Virtual Input Queues (VIQ) and the scheduling algorithm named sequence keeping round-robin (SKRR).The throughput and average delay performance of the technique are also analyzed.
出处 《电子学报》 EI CAS CSCD 北大核心 2004年第F12期35-38,共4页 Acta Electronica Sinica
基金 国家 8 63重大课题基金 (No .2 0 0 1AA1 2 1 0 1 1 )
关键词 并行交换 负载平衡 时延 调度 parallel switch load balancing delay scheduling
  • 相关文献

参考文献10

  • 1.B ISDNATMAdaptationLayerspec ification:Type5AAL[].ITU TRecommendationI.1996
  • 2YuguoDong,PengYi,YunfeiGuo.AnalysisofthestableworkingforthebufferedPPS[].AINA.2003
  • 3S Iyer,A Awadallah,N McKeown.Analysis of a packet switch with the memories running slower than the line rate[].Proc of IEEE INFOCOM vol.2000
  • 4Wang W,Dong L,Wolf W.A distributed switch architecture with dynamic load-balancing and parallel input-queued crossbars for terabit switch fabrics[].Proc of IEEE INFOCOM.2002
  • 5S Iyer,N McKeown.Making parallel switches practical[].Proc of IEEE INFOCOM vol.2001
  • 6Indra Widjaja,Anwar I Elwalid.Exploiting parallelism to boost datapath rate in high-speed IP MPLS networking[].Proc of IEEE INFOCOM vol.2003
  • 7J C R Bennett,C Partridge,N Shectman.Packet reordering is not pathological network ehavior[].IEEE ACMTransactions on Networking.1999
  • 8E Blanton,M Allman.On making TCP more robust to packet reordering[].ACM SIGCOMM Computer Communication Review.2002
  • 9H Jonathan Chao,Kung-Li Deng,Zhi-gang Jing.A petabit photonic packet switch (P3S)[].Proc of IEEE INFOCOM vol.2003
  • 10S Iyer,N McKeown.Analysis of the Parallel Packet Switch Architecture[].IEEE ACM Transactions on Networking.2003

同被引文献23

  • 1杨君刚,邱智亮,刘增基,严敬,刘亚社.三级Clos网络中分布式调度算法研究[J].电子学报,2006,34(4):590-594. 被引量:8
  • 2Oki E, Jing Zhi-gang, and Rojas-Cessa R, et al.. Concurrent round-robin-based dispatching schemes for clos-network switches[J]. IEEE/ACM Transactions on Networking, 2002, 10(6): 830-844.
  • 3Chiussi F M, Kneuer J G, and Kumar V P. Low-cost scalable switching solutions for broadband networking: The ATLANTA architecture and chipset [J], IEEE Communications Magazine, 1997, 35(12): 44-53.
  • 4Chrysos N and Katevenisz M. Scheduling in non-blocking buffered three-stage switching fabrics[C]. Proc. IEEE Globecom2006, Francisco, IEEE Computer Society, 2006: 6-13.
  • 5Wang Feng, Zhu Wen-qi, and Hamdi M. The central-stage buffered dos-network to emulate an OQ switch[C]. Proc. IEEE Globecom2006, Francisco, IEEE Computer Society, 2006: 1-5.
  • 6Li X and Elhanany I. A scalable frame-based multi-crosspoint packet switching architecture[C]. Proc. HPSR, Brooklyn, USA, 2007: 61-65.
  • 7Shen Yanming, Panwar S S, and Chao H J. Providing 100% throughput in a buffered crossbar switch[C]. Proc. HPSR, Brooklyn, USA. 2007: 1-8.
  • 8Iyer S and Mckeown N. Making parallel switches practical[C]. Proc. INFOCOM2001, Alaska, IEEE Computer Society, 2001: 1680-1687.
  • 9D A Khotimsky,S Krishnan.Stability Analysis of Parallel Packet Switch with Bufferless Input Demultiplexors[C].In:IEEE ICC 2001,Helsinki,Finland,http://www.cs.columbia.edu/~sk/research/papers/SPPS-stability-icc01.ps,2001
  • 10陈越.可扩展到T比特的高性能IPv4/v6路由器基础平台及实验系统总体实施方案-关键技术突破-基于流分类的路由保序策略[R].国家863重大专项课题报告,2004-05

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部