期刊文献+

可重用音乐IP核的设计

The Design of Reusable Music IP Cores
下载PDF
导出
摘要 介绍了IP复用技术在ASIC设计中的重要性,探讨了IP核设计方法,并基于IP核可重用设计思想,创建了音乐IP硬核。IP核用Max+plusIIEDA软件进行软件仿真、用GW48系列SoC/SoPC试验开发系统进行FPGA验证,在SUN工作站上用Cadence后端设计软件Virtuso完成版图设计,在INMEC3.0μmmetalgateprocess流片。芯片经测试完全符合设计要求。 The paper introduces the essentiality of IP reuse technology in ASIC design firstly. Next, the IP reusable design methodology is discussed in the paper. At last, based on IP reusable design idea, music IP cores are designed. These IP cores are simulated with Max+plusII EDA tool and are emulated with FPGA tool (SoC/SoPC test development system of GW48 series). The layout of these IP Cores is designed with Cadence Virtuso software in SUN workstation. The music hard IP core is fabricated with 3.0μm metal gate process in INMEC. The chip is testified to be successful.
出处 《杭州电子科技大学学报(自然科学版)》 2005年第2期1-4,共4页 Journal of Hangzhou Dianzi University:Natural Sciences
基金 浙江省教育厅科研计划项目(20030634)
关键词 知识产权模块 可重用性 音乐芯片 IP cores reusability music chip
  • 相关文献

参考文献5

  • 1Lesley Shannon.半导体产业IP复用现状概述[J/OL]http://www.eetc.globalsources.com,2004-01-31.
  • 2葛晨阳,徐维朴,孙飞.IP复用技术的研究[J].微电子学,2002,32(4):257-260. 被引量:9
  • 3Michael Keating,Pierre Bricaud.沈戈,罗旻,张欣,等译.片上系统-可重用设计方法学[M].北京:电子工业出版社,2004.52-64,145-165,173-178.
  • 4Chen Yun, Xiong Wei, Li Ping. Hierarchical hard IP reuse in SOC[J]. IEEE InternationalConference on Circuits and Systems,2002,2(2): 1449 - 1453 .
  • 5Michael John,Sebastian Smith.专用集成电路[M].北京:电子工业出版社,2003.853-961.

二级参考文献4

  • 1Cadence. The IP Reuse Evolution [Z]. Cadence design system white paper. 1999.1-7.
  • 2Reinhardt M. Implementing a migration-based IP-reuse strategy[J]. Electronics Engineer,1999
  • 3Reed D. System-chip success begins with strategy for IP reuse [Z]. Cadence, 1999.
  • 4葛晨阳.视频增强处理芯片设计[J].电子技术(上海),2001,28(10):19-21. 被引量:1

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部