期刊文献+

薄膜双栅MOSFET体反型现象的研究 被引量:1

A Study on the Volume Inversion in Thin Si-Film Double-Gate MOSFET's
下载PDF
导出
摘要 通过对QM模型的介绍,说明了薄膜双栅MOSFET体反型现象是量子效应的结果,并对QM模型中提出的反型层质心概念进行了剖析,阐述了其重要的物理意义和应用价值。利用反型层质心概念,提出了一组形式非常简单,且与体硅单沟道MOSFET表达式十分相似的薄膜双栅MOSFET亚阈值区反型层载流子浓度和亚阈值电流的表达式,与MEDICI模拟结果的比较证明了其精确性。应用反型层质心及所提出的亚阈值区模型,对薄膜双栅MOSFET体反型现象进行了深入的分析,提出了一个能够较好体现体反型作用的硅膜厚度范围。 In the paper, it is clarified that volume inversion in thin Si-film double-gate (DG) MOSFET's is the result of quantum mechanism. The physical significance and practical value of the inversion-layer centroid, which is obtained in the QM model, are demonstrated and analyzed. Based on the inversion-layer centroid, expression of inversion-carrier density in the sub-threshold region and expression of the sub-threshold current are developed, which have very simple form and are similar to those of bulk-silicon single-gate (SG) MOSFET's. The accuracy of these expressions has been verified by MEDICI. Using the inversion-layer centroid and the sub-threshold model developed in the paper, an insight analysis of volume inversion in thin Si-film DG MOSFET's is made, and a range of Si-film thickness is proposed,which can effectively embody the effect of volume inversion.
出处 《微电子学》 CAS CSCD 北大核心 2005年第3期270-274,共5页 Microelectronics
基金 模拟集成电路国家重点实验室资助项目(51439090101JW0601)
关键词 薄膜双栅 MOSFET QM模型 体反型 反型层质心 Thin Si-film Double-gate MOSFET QM model Volume inversion Inversion-layer centroid
  • 相关文献

参考文献8

  • 1Balestra F,Cristoloveanu S,Benachir M,et al.Double-gate silicon-on-insulator transistor with volume inversion:a new device with greatly enhanced performances[J].IEEE Elec Dev Lett,1987,8(3):410-412.
  • 2Ge L-X,Fossum J G.Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs[J].IEEE Trans Elec Dev, 2002, 49(2) :287-293.
  • 3Fang F F, Howard W E. Negative field-effect mobility on (100) Si surface[J].Phys Rev Lett, 1966,16(5):797-799.
  • 4Lopez-Villanueva J A,Cartujo-Cassinello P,Gamiz F,et al.Effects of the inversion-layer centroid on the performance of double-gate MOSFETs[J].IEEE Trans Elee Dev, 2000,47(1):141-145.
  • 5Francis P,Terao A,Flandre D,et al.Modeling of ultrathin double-gate nMOS/SOI transistors[J].IEEE Trans Elec Dev,1994,41(5):715-719.
  • 6Baccarani G,Reggiani S.A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects[J].IEEE Trans Elec Dev, 1999,46(8):1656-1666.
  • 7Majkusiak B, Janik T, Walczak J. Semiconductor thickness effects in the double-gate SOI MOSFET[J].IEEE Trans Elec Dev, 1998,45(5):1127-1133.
  • 8Gamiz F, Roldan J B, Lopez-Villanueva J A, et al.Electron transport in ultrathin double-gate SOI devices[J]. Microeletronic Engineering,2001,59(3):423-427.

同被引文献11

  • 1叶晖,李伟华.对称薄膜双栅nMOSFET模型的研究[J].微电子学,2002,32(6):419-422. 被引量:1
  • 2冯耀兰,翟书兵.宽温区(27~300℃)MOS器件高温特性的模拟[J].电子器件,1995,18(4):234-238. 被引量:8
  • 3Draper B L,Palmer D W. Extension of high temperature electronics[J]. IEEE Trans Components Hybrids Manufacturing Technology,1979,CHMT-2(4) : 399-404.
  • 4Shoucair F S. High-temperature latch-up characteristics in VLSI CMOS circuits. IEEE Trans Electron Devices[J]. 1988,ED-35 (12):2424-2426.
  • 5Venkatesan S, Neudeek G W, Pierret R F. Dual-gate operation and volume inversion in n-channel SOl MOSFET's [J]. IEEE Elec Dev Lett,1992,13 (1):44-46.
  • 6Hisamoto D, Kaga T, Takeda E. Impact of the vertical SOI "DELTA" structure on planar device technology [J]. IEEE Trans Elee Dev, 1991,38 (6) : 1419-1424.
  • 7Ahmed S, Alam M K, Rabbi M G, et al. Quantum mechanical study of gate leakage current in double gate MOS structuresr[C]//ISDRS 2007, December 12-14, 2007, College Park, MD, USA, 2007 : 1-2.
  • 8Ge L X, Fossum J G. Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs[J]. IEEE Trans Elec Dev,2002,49 (2): 287-293.
  • 9Lopez-Villanueva J A, Cartujo-Cassinello P, Gamiz F, et al. Effects of the inversion-layer centroid on the performance of double-gate MOSFETs[J]. IEEE Trans Elec Dev, 2000, 47 (1):141-146.
  • 10Arnold E, Letavic T, Merchant S, et al. High-temperature performance SOI and bulk-silicon RESURF LDMOS transistors[C]//Proceedings of 8th International Symposium on Power Semiconductor Device and ICs, ISPSD' 96, Maui HI, 1996 : 93-96.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部