星载SAR实时成像处理器的FPGA实现

The FPGA Design of on Board SAR Real Time Imaging Processor

本文提出了一种用FPGA实现星载合成孔径雷达实时成像处理器的方法,用来实现星载SAR的CS算法(或RMA算法).该实时成像处理器由7片Xilinx公司的商业FPGA实现,其中4片作为并行的处理单元;一片为CS因子的生成单元;一片为SDRAM控制单元;一片为系统的控制单元.该系统将流水处理和并行处理相结合,从而极大的减少了处理时间.同时根据算法各运算对数据的精度要求不同,将浮点运算和定点运算结合在一块,减少了硬件开销.该系统工作在100MHz时,33秒左右能完成16k16k星载样本点的成像,并对加拿大Radarsat的雷达原始信号进行成像处理,成像质量能达到要求.

This paper designs the on board SAR real time imaging processor using seven piec es of Xilinx FPGA,which consists of four parallel process units,one CS factor unit,one SDRAM controller unit and one control unit.The system combines pipelin e process and parallel process to reduce process time,also combines fixed-point operation and floating-point operation to reduce hardware resource.This system can make image within 33 seconds when works in 100MHz,and the imaging quality c an fit for the requirement by testing with the Radarsat raw data.