1International Technology Roadmap for Semiconductor2001.http://public.itrs.net/Files/20011TRS/Home.htm.
2J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber,W.Fichmer. "Globally-Asynchronous Locally Synchronous Architectures to Simplify the Design of On-Chip Systems",ASIC/SOC'99, pp. 317--321,1999.
3L. Benini, G. De Micheli. "Networks on chip:A New SoCP aradigm", IEEE. Computer, Vol. 35, No.1, pp. 70-78, Jan. 2002.
4Synopsys Inc. SystemC Usees Guide. Version 2.1,2002.
5L Breslau et al." Advances m Network Simulation," IEEE Computer, Vol. 33, No. 5, pp. 59 67, May 2000.
6ANSI/IEEE Standard 802.11.Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications. 1999.
7G.Nicolescu,S.Yoo, A. A. Jerraya. "Mixed-Level Cosimulation for Fine Gradual Re.nement of Communication in SoC Design," DATE'01, pp. 754--759, 2001.
8A. Chatelain, Y. Mathys, G. Placido, A. La Rosa,L.Lavagno. "High-Level Architectural Co-Simulation Using Esterel and C," CODES'01, pp. 189---194, 2001.
9V. Aue, J. Kneip, M. Weiss, M. BoUe, G. Fettweis. "Matlab Based Co-Design Framework for Wirelss Broadband Communication DSPs," ASSI'01, Vol. 2, pp.1253-1256.
10D. Desmet, M. Esvelt, P. Avasare, D. Verkest, H.De Man. "Timed Executable System Sped.cation of an ADSL Modem Using a C++ Based Design Environment: a Case Study," CODES'99, pp. 38-42, 1999.
