期刊文献+

Hardware-Software Co-Simulation for SOC Functional Verification

Hardware-Software Co-Simulation for SOC Functional Verification
下载PDF
导出
摘要 A hardware-software co-simulation method for system on chip (SOC) design is discussed. It is based on an instruction set simulator (ISS) and an event-driven hardware simulator, and a bus interface model that is described in C language provides the interface between the two. The bus interface model and the ISS are linked into a singleton program--the software simulator, which communicate with the hardware simulator through Windows sockets. The implementation of the bus interface model and the synchronization between hardware and software simulator are discussed in detail. Co-simulation control of the hardware simulator is also discussed. A hardware-software co-simulation method for system on chip (SOC) design is discussed. It is based on an instruction set simulator (ISS) and an event-driven hardware simulator, and a bus interface model that is described in C language provides the interface between the two. The bus interface model and the ISS are linked into a singleton program--the software simulator, which communicate with the hardware simulator through Windows sockets. The implementation of the bus interface model and the synchronization between hardware and software simulator are discussed in detail. Co-simulation control of the hardware simulator is also discussed.
出处 《Journal of Beijing Institute of Technology》 EI CAS 2005年第2期121-125,共5页 北京理工大学学报(英文版)
基金 SponsoredbytheMinisterialLevelFoundation(K410B066)
关键词 SYSTEM-ON-A-CHIP CO-SIMULATION instruction set simulator event-driven hardware simulator system-on-a-chip co-simulation instruction set simulator event-driven hardware simulator
  • 相关文献

参考文献1

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部