期刊文献+

薄膜全耗尽SIMOX/SOIMOSFET中单晶体管Latch引起的器件性能蜕变实验研究 被引量:1

Experimental Investigation on Degradation Effects in Fully Depleted SIMOX/SOI MOSFET's Induced by Single Transistor Latch
下载PDF
导出
摘要 本文对SIMOX/SOI全耗尽N沟MOSFET中单晶体管Latch状态对器件性能的影响进行了实验研究.实验结果表明,短时间的Latch条件下的电应力冲击便可使全耗尽器件特性产生明显蜕变.蜕变原因主要是Latch期间大量热电子注入到背栅氧化层中形成了电子陷阱电荷(主要分布在漏端附近)所致.文章还对经过Latch应力后,全耗尽SOI器件在其他应力条件下的蜕变特性进行了分析. Abstract An experimental investigation on the influence of single transistor Latch phenomenon on fully-depleted SIMOX/SOI MOSFET's is presented.The experimental results show that the degradation of device is enhanced under short time Latch stess condition. The degradation results from electron trap charges in back gate oxide located around drain formed by injection of hot electron in latch condition.The degradation of device is very easy after the Latch stress,which is different from bulk device and normal SOl device.
出处 《Journal of Semiconductors》 CSCD 北大核心 1995年第7期517-523,共7页 半导体学报(英文版)
  • 相关文献

参考文献2

二级参考文献3

同被引文献8

  • 1Chen C D, Matloubian M, Sundaresan R, et al. Single - transistor latch in SOl MOSFETs [ J ]. IEEE ELECTRON DEVICE LETTERS, 1988, 9(12) : 636 -638.
  • 2Kuo J B, Lin S C. Modeling of single - transistor latch behavior in partially - depleted (PD) SOl CMOS devices using a concise SOI - SPICE model [ A]. 2001 6th International Conference On Solid - State And Integrated - Circuit Technology Proceedings[ C ]. 2001, 2. 891 - 894.
  • 3Gautier J, Auberton - Herve A J. A latch phenomenon in buried N -body SOI NMOSFET's [ J]. IEEE ELECTRON DEVICE LETTERS, 1991, 12 ( 7 ) : 372 - 374.
  • 4Balestra F, Jomaah J, Ghibaudo G, et al. Analysis of the Latch and Breakdown Phenomena in N and P Channel Thin Film SOI MOSFET's as a Function of Temperature [ J ]. IEEE Trails ELECTRON DEVICES, 1994, 41( 1 ) : 109 -112.
  • 5Ferlet - avrois V, Quoizola S, Musseau O, et al. Total Dose Induced Latch in Short Channel NMQS/SOI Transistors [J]. IEEE Trans NUCLEAR SCIENCE, 1998. 45 (6) : 2458 - 2466.
  • 6Tretz C, Chuang C T, Terman L M, et al. Metastability of SOI CMOS Latches [ A]. 1997 IEEE International SOI Conference Proceedings[C]. 1997. 162-163.
  • 7Bunyan R J T, Uren M J, Thomas N J, et al. Degradation in Thin -Film SOI MOSFET's Caused by Single -Transistor Latch [ J ]. IEEE ELECTRON DEVICE LETTERS, 1990, 11(9): 359-361.
  • 8Colinge J P, Floyd L, Quinn A J. Temperature effects on trigate SOI MOSFETs [ J ]. IEEE ELECTRON DEVICE LETTERS, 2006, 27(3) : 172 - 174.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部