离散傅里叶变换的脉动阵列实现

The Systolic Array Implementation of Discrete Fourier Transform

本文提出了离散傅里叶变换（也可以是离散哈特莱变换）的ＶＬＳＩ结构实现方法─脉动（Ｓｙｓｔｏｌｉｃ）阵列实现方法。在实数域内基于并行戈泽尔算法及三角函数递推公式提出了四种处理单元，由此得到了四种脉动阵列结构，其中三个阵列结构是一维的，一个阵列结构是二维变换的，并用传算器（Ｔｒａｎｓｐｕｔｅｒ）作为这些阵列结构的模拟性能验证。这些阵列结构具有高度的并行性，而且阵列结构十分简单，且有模块化和规则化，能够支持高速计算流，因此这些结构便于ＶＬＳＩ结构实现。

we put forward the implementation with VLSI structure systolic array.we present four kinds of procesing cells based on paralleled algorithm and recurrence formula of triangle.So we inferenced four kinds of systolic array.One is two-dimensional,the others are one-dimensional.And WE also test and verify the function of the arrays on Transputer.These arrays are greatly parralleled and very simple,regular and modular.So these structures are simple with VLSI structur impementation.