一种高效地实现运动估计算法的VLSI结构

A Very Efficient VLSI Architecture for Motion Estimation Algorithms

本文提出了一种全新的低延滞、高吞吐率、可编程的ＶＬＳＩ树型结构，它能十分有效地实现ＦＳＡ和ＴＳＳＡ运动估计算法，该结构比其它树型结构少１／３的处理单元（ＰＥ），而且ＰＥ单元的延时减少一半。独特的ＭＥ窗缓冲结构使Ｉ／Ｏ带宽和Ｉ／Ｏ管脚大大减小，交叉流水线技术使硬件利用率可达到１００％，这些特点使得该结构适合ＶＬＳＩ实现。

A novel low latency and high throughput programmable tree architecture is proposed,which can efficiently implement both FSA and TSSA algorithms in motion estimation. In the proposed architecture ,the processing elements (PE) are reduced by 1/3 and the delay time of PE is decreased by a half compared to other architectures. Specific buffering structure (ME window) is employed to lower I/O bandwidth and decrease I/O pin count. Pipeline interleaving technique is employed to use the hardware 100%. Owing to these properties,the achitecture is very suitable for VLSI implementation.