期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

平板显示器驱动芯片中NLDMOS寄生电容 被引量：2

Parasitical Capacitance of NLDMOS for a Flat Panel Display Driver IC
下载PDF
导出
摘要 功率器件寄生电容的大小直接关系到平板显示器驱动芯片的功耗及性能.本文利用器件的动态电流来分析NLDMOS寄生电容特性.在不影响NLDMOS直流特性的前提下,通过改变鸟嘴位置,得到具有低寄生电容的高性能器件.将该器件应用于平板显示器驱动芯片高低压转换电路,模拟结果证明该电路的自身功耗降低了34%,高压输出对低压控制信号的扰动减小了32%. The parasitical capacitances of power devices greatly influence the power dissipation and performance of driver ICs for flat panel display. In this paper, the parasitical capacitances of NLDMOS are researched by analyzing the dynamic current characteristics,and optimized by changing the position of bird-beak, without any influence on the DC characteristics. Then, NLDMOS with low parasitical capacitance is applied to a level shifter circuit. Simulation results show that the power dissipation of the circuit is decreased by 34% while the cross-talk from the high voltage output to low voltage control signal is reduced by 32%.
作者 李海松 孙伟锋 易扬波 俞军军 陆生礼
机构地区 东南大学国家专用集成电路系统工程技术研究中心
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第7期1379-1383,共5页 半导体学报（英文版）
基金 国家高技术研究发展计划资助项目(批准号:2003AA1Z1400 2004AA1Z1060)~~
关键词 低功耗 鸟嘴 寄生电容 高低压转换电路 low power dissipation bird＇s-beak parasitical capacitance level shifter circuit
分类号 TN873 [电子电信—信息与通信工程]
  • 相关文献

参考文献8

  • 1Dolny G M,Nostrand G E, Hill K E. The effect of temperature on lateral DMOS transistors in a power IC technology.IEEE Trans Electron Devices, 1992,39: 990.
  • 2Amold E,Letavic T,Merchant S,et al. High-temperature performance SOI and bulk-silicon RESURF LDMOS transistors.Power Semiconductor Device and ICs ISPSD, 1996:93.
  • 3Kim J,Kim S G, Song Q S, et al. Improvement on p-channel SOI LDMOS transistor by adapting a new tapered oxide technique. IEEE Trans Electron Devices,1999,46(9) :1890.
  • 4孙智林,孙伟锋,易扬波,陆生礼.高可靠性P-LDMOS研究[J].Journal of Semiconductors,2004,25(12):1690-1694. 被引量：6
  • 5Cheng Xinhong, Yang Wenwei, Song Zhaorui, et al. A novel LDMOS structure in thin film patterned-SOI technology with a silicon window beneath p well. Chinese Journal of Semiconductors, 2004,25 (12): 1580.
  • 6Inuishi M,Mitsui K,Kusunoki S,et al. Gate capacitance characteristics of gate/N-overlap LDD transistor with high performance and high reliability. IEDM, 1991: 371.
  • 7Driffith E C,Power J A,Elebert P,et al. Characterization and modeling of LDMOS transistors on a 0. 6μm CMOS technology. ICMTS, 2000 : 175.
  • 8Pawel S, Kusano H, Nakamura Y, et al. Simulator-independent capacitance macro model for power DMOS transistors.ISPSD,2003: 287.

二级参考文献15

  • 1富力文,阎力大.RESURF原理应用于SOI　LDMOS晶体管[J].Journal of Semiconductors,1996,17(4):283-288. 被引量：7
  • 2Kim J,Kim S G,Roh T M,et al.A novel P-channel SOI LDMOS transistor with tapered field oxides.Proceedings of 1998 International Symposium on Power Semiconductor Devices & ICs,Kyoto,1998:375
  • 3Kim J,Toh T M,Kim S G,et al.High voltage power integrated circuit technology using soi for driving plasma display panels.IEEE Trans Electron Devices,2001,48(6):1256
  • 4Merchant S,Arnold E,Baumgart H,et al.Realization of high breakdown voltage in thin SOI devices.IEEE,1991:31
  • 5He Jin,Zhang Xing.Analytical model of surface field distribution and breakdown voltage for RESURF LDMOS transistor.Chinese Journal of Semiconductors,2001,22(9):1102
  • 6Amberetu M A,Andre C,Salama T,et al.150V class superjunction power LDMOS transistor switch on SOI.IEEE,2002:101
  • 7Xu Shuming,Gan K P,Samudra G S,et al.120V interdigitated-drain LDMOS on SOI substrate breaking power LDMOS limit.IEEE Trans Electron Devices,2000,47(10):1980
  • 8Kim H W,Choi Y I,Chung S K.Linearly-graded surface doped SOI LDMOSFET with recessed source.Microelectron Eng,2000,51/52:547
  • 9He Jin,Zhang Xing,Wang Yangyuan.Linearly varying surface implanted n- layer used for improving trade off between breakdown voltage and on resistance of RESURF LDMOS transistor.Microelectron J,2001,32:969
  • 10Sun Weifeng,Yi Yangbo,Shi Longxing.High voltage device structure applying in panel display.Chinese patent of practical new pattern,Patent number:ZL02219093.7[孙伟锋,易扬波,时龙兴.平板显示的驱动芯片用高压器件结构.实用新型专利,专利号:ZL02219093.7]

共引文献5

同被引文献19

  • 1肖志强,向军利,衡草飞,陈林,曾天志,陈万军,张波.减小VDMOS密勒电容和反向恢复电荷的研究[J].微电子学,2005,35(3):305-307. 被引量：6
  • 2D'Halleweyn N,Tiemeijer N V,Benson L F,et al. Charge model for SO1 LDMOST with lateral doping gradient. Power Semiconductor Devices and ICs,2001
  • 3Chauhan Y S,Anghel C,Krummenacher F, et al. Scalable general high voltage MOSFET model including quasi-saturation and selfheating effect. Solid-State Electron,2006,50(11/12):1801
  • 4Aarts A, D' Halleweyn N, van Langevelde R. A surface-potential- based high-voltage compact LDMOS transistor model. IEEE Trans Electron Devices,2005,52(5):999
  • 5Aarts A,Kloosterman W. Compact modeling of high-voltage LD- MOS devices including quasi-saturation. IEEE Trans Electron Devices, 2006,53 (4) : 897
  • 6Aarts A C T, Kloosterman W J. COmpact modeling of high-voltage LDMOS devices including quasi-saturation. IEEE Trans Electron Devices, 2006,53 (4) : 897
  • 7Chauhan Y S, Krummenacher F, Gillon R, et al. Compact modeling of lateral nonuniform doping in high-voltage MOSFETs. IEEE Trans Electron Devices, 2007,54 : 1527
  • 8Cuoco V,vd Heijden M,de Vreede L C N. The "Smoothie" data base model for the correct modeling of non-linear distortion in FET devices. IEEE MTT-S, 2002,3 : 2149
  • 9Pawel S,Kusano H,Nakamura Y,et al. Simulator-independent capacitance macro model for power DMOS transistors. ISPSD, 2003:287
  • 10Moncqut D, Fareng D, Rossel P, et al. LDMOS transistor for smart power circuits: modeling and design. Proc IEEE BCTM, 1996:216

引证文献2

二级引证文献6

Journal of Semiconductors
2005年 第7期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部