期刊文献+

MPEG4编码器二维DCT变换的FPGA实现及优化 被引量:4

2-D DCT implementation and optimization for MPEG4 encoder based on FPGA
下载PDF
导出
摘要 本文提出了一种适用于MPEG4视频编码系统的二维DCT的FPGA设计方案,该方案具有实时、高精度、易于FPGA实现的特点。在设计中,分别对DCT的算法及实现方法进行了分析和选择;在此基础上,对系统的结构进行了优化,提出了一种不同于传统二维DCT系统的新结构。最后对IDCT单元的运算精度进行了验证。 An FPGA design to 2 dimensions DCT in MPEG4 video compression system is presented. The advantage of this design is: real-time, high accuracy, and adaptive to FPGA implementation. The implement method is adopted based on analysis on DCT arithmetic in this paper. A new system structure is presented, which differs from the traditional structure of video compress coding system. Finally, the computation accuracy of IDCT is verified.
出处 《电路与系统学报》 CSCD 北大核心 2005年第4期131-135,共5页 Journal of Circuits and Systems
关键词 离散余弦变换(及反变换) 现场可编程逻辑器件 硬件结构 优化 精度 Discrete Cosine Transform (DCT), FPGA, hardware structure, optimization, accuracy
  • 相关文献

参考文献7

  • 1Avanindra Madisetti, N Willson. A 100 MHz 2-D 8 X 8 DCT/IDCT Processor for HDTV Application [J]. IEEE Transaction on Circuit and System for Video Technology, 1995, 5(2).
  • 2L Naviner, J L Danger, C Laurent, et al. Efficient Implementation for High Accuracy DCT Processor Based on FPGA [M]. 1999.
  • 3T Miyazaki. DCT/IDCT Processor for HDTV Signal Processing with DSP Silicon complier [J]. VLSI Signal Processing, 1993, (5): 151-158.
  • 4Yu Sungwook, Earl E Swartlander. DCT Implementation with Distributed Arithmetic [J]. IEEE Transaction on Computers, 2001, 50(9).
  • 5Video Coding for Low Bit Rate Communication [S]. ITU_T Recommendation H.263, 1998.
  • 6IEEE Standard Specification for the Implementations of 8×8 Inverse Discrete Cosine Transform [S]. IEEE 1180-1990, 1998.
  • 7ISO/IEC 14496-2 Coding of Audio Visual Objects [S]. 1999.

同被引文献11

引证文献4

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部