期刊文献+

LS-DSP中串行分布式数字滤波器的功耗优化设计

A Low-Power Design of an SDA Digital Filter for LS-DSP
下载PDF
导出
摘要 采用一种优化阶符的二进制数据表示方法,达到了减小LS-DSP内串行分布式计算滤波器的动态功耗的目的.实验结果表明,该方法可有效减小LS-DSP内串行分布式计算滤波器10%的动态功耗. In order to reduce the power dissipation of a serial disbributed arithmetic(SDA) digital filter,a new data coding technique,called optimized radix-notation binary coding method, is put forward to express the sampled data. Experiment results show that the optimized radix notation binary coding method can reduce the power dissipation of SDA digital filter by about 10%.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2005年第8期1586-1590,共5页 半导体学报(英文版)
基金 国防预研资助项目(批准号:41308010203)~~
关键词 串行分布式计算 滤波器 数据表示方式 低功耗 SDA digital filter data coding method low-power
  • 相关文献

参考文献8

  • 1Shang W, Wah B W. Dependence analysis and architecture design for bit-level algorithrms. Intl Conf on Parallel Process,1993:30
  • 2Valls J,Martinez M,Sansaloni T,et al. Astudy about FPGAbased digital filters. Proc 1998 IEEE SIPS, IEEE Workshop on VLSI Signal Processing:Design and Implementation, 1998
  • 3Mehendale M, Sherlekar S D, Venkatesh G. Extensions to programmable DSP architectures for reduced power dissipation. International Conference on VLSI Design, 1998:37
  • 4Zohar S. Negative radix conversion. IEEE Trans Computer,1970
  • 5胡广书.数字信号处理,理论、算法与实现[M].北京:清华大学出版社,1998..
  • 6Soudris D, Piguet C, Goutis C. Designing CMOS circuits for low power. Kluwer Academic Publishers,2002:10
  • 7Rabaey J M. Digatal integrated circuits:A design perspective.Prentice-HallInternational,Inc, 1998: 234
  • 8VeriSilicon SMIC 0. 18μm high-density standard cell library data book. Version 2. 1,2004

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部