期刊文献+

CTaiJi——新的粗粒度可配置计算结构研究 被引量:1

Coarse-grained Reconfigurable Computing Architecture—CTaiJi
下载PDF
导出
摘要 首先阐述了粗粒度可配置计算结构在进行数据处理时的特点。依据此特点,提出了CTaiJi粗粒度可配置结构,详细说明了结构中各个组成部分。在系统结构中,将环形结构与网格结构相结合,PEZ(处理单元组合)非常适合处理循环、条件语句。能够将循环、条件及简单算术运算集中于同一PEZ中实现,利于系统实现实时配置和提高PE(处理单元)利用率。介绍了常用的数字信号处理算法在此粗粒度可配置结构上的映射。 Depended upon multi-parallel execution models, the coarse-grained reconfigurable architecture- an approaches to deal with these limitations- comes forth. The data-processing characteristic of the reconfigurable architecture is pointed out. A new coarse-grained reconfigurable architecture-CtaiJi (china TaiJi) is conceived. The Ctaiji is a reconfigurable device with data-paths and functions of processing-elements (PE) that can be configured to implement the DSP algorithms efficiently. Most parts of the CtaiJi architecture is introduced in this paper. Finally, several digital signal processing algorithms used ot discuss and map onto the coarse-grained reconfigurable architecture.
出处 《微电子学与计算机》 CSCD 北大核心 2005年第9期14-17,共4页 Microelectronics & Computer
关键词 粗粒度 可配置计算 计算结构 Coarse-grained, Reconfigurable computing, Computer architecture
  • 相关文献

参考文献4

  • 1U Nageldinger et al. KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures; ASP-DAC, 2000, Yokohama, Japan, Jan. 25~28.
  • 2PACT XPP Technologies. Smart Media Processing with XPP. White Paper, April 2003.
  • 3.[EB/OL].http:∥www. cag.lcs.mit.edu/raw/ May 9,2004,.
  • 4A K W Yeung, J M Rabaey. A Reconfigurable Data-driven Multi-Processor Architecture for Rapid Prototyping of High Throughput DSSP Algorithmss; Proc. ICASSP'97Munich, Germany, April 1997.

同被引文献5

  • 1宋立国,姜玉宪.粗粒度可配置计算结构的研究与发展[J].电子技术应用,2005,31(1):19-21. 被引量:1
  • 2Lee C Y.An algorithm for path connections,Its Applications[J].IRE Trans.On Electronic Computers,Sept 1961,EC-10:346~365
  • 3Dees W,Smith R.Performance of interconnection rip-up and reroute strategies.in Proc[A].18th Design Automation Conference,June 1981:382~390
  • 4Hill D.A CAD system for the design of field programmable gate arrays[A].in Proc.28th Design Automation Conference,June 1991:187~192
  • 5Linsker R.An iterative-improvement penalty-functiondriven wire routing system[J].IBM Journal of Research and Development,Sept.1984,28:613~624

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部