期刊文献+

氧等离子气氛中NMOS器件的性能退化

Performance Degradation of NMOS Device in Oxide Plasma Ambience
下载PDF
导出
摘要 文章描述了氧等离子干法剥离光刻胶中MOS器件的性能退化问题,并且制备了不同天线比AR(AntennaRatio),相同器件结构的NMOS器件来检测器件的退化。实验结果发现栅漏电流密度Jg和阈值电压Vt漂移会随着Al的天线面积的增加而非线性地增加,尤其表现在阈值电压漂移上。运用增加电流应力时间的测试来模拟器件在等离子反应腔中所受的实际应力,发现了与天线比增加时阈值电压变化趋势相同,表明在氧等离子气氛中器件受到了负电应力的影响。最后,基于此次实验的结果,在器件的设计,工艺参数的制定方面提出了一些减小干法剥离光刻胶工艺带来器件性能退化的建议。 Performance degradation problem of MOS devices in oxide plasma stripping is described in this paper and corresponding 0.8 μm NMOS devices with the same device structure and different antenna ratio (AR) were fabricated. Experiment results show that gate leakage current density Jg and threshold voltage shift increase non-linearly with the aluminum antenna ratio(AR) increasing, especially in the case of Vt shift. The test of increasing current stress time is developed to simulate the actual stress in plasma chamber and shows the same degradation trend as Vt shift with antenna ratio increasing, which convinces that the performance of NMOS devices in oxide plasma stripping is influenced by negative stress. At last, based on the experiment results, some suggests are provided in device design and process parameter setting to minimize the performance degradation in oxide plasma ambience.
出处 《微电子学与计算机》 CSCD 北大核心 2005年第8期1-4,共4页 Microelectronics & Computer
关键词 等离子剥离(干法去胶) 天线比(AR) 栅漏电流密度 闯值漂移 电流应力 时间测试 Plasma stripping, Antenna ratio(AR), Gate leakage current density Jg, Vt, shift, Current stress time test
  • 相关文献

参考文献9

  • 1Kin P Cheung. Plasma Charging Damage. Great Britain, Spinger-Verlag London Limited 2001.
  • 2Wes Lukaszek. Wafer Charging Damage in IC Process Equipment. ECS International Semiconductor Technology Conference, Shanghai, China, 2001: 27-30.
  • 3Calvin T Gabriel, Iames L Educato. Application of Damage Measurement Techniques to a Study of Antenna Structure Charging. 1997 2nd International Symposium on Plasma Process-Induced Damage, Monterey, CA, May, 1997 : 91 -94.
  • 4C R Viswannathan. Device and Circuit Degradation Due to Plasma Damage. 1997 2nd International Symposium on Plasma Process-Induced Damage, Monterey, CA, 1997:181-185.
  • 5V Prabhakar, T Brozel, X Li, et al. Plasma Damage Study Using Fully Processed MOS Transisitor. 5th IPFA' 95: Singapore, IEEE, 1995: 140-144.
  • 6Hyungcheol Shin, Chenming Hu. Monitoring Plasma-Process Induce Damage in Thin Oxide. IEEE Transactions on Semiconductor Manufacturing, Volume, 1993:6(2),96-102.
  • 7Tomasz Brozek, Y David Chan, Chand R Viswanathan. Hole Trap Generation in the Gate Oxide Due to Plasma-Induced Charging. IEEE Electron Device Letter, September 1986, 17(9): 440-442.
  • 8Tomasz Brozek, Y David Chan, Chand R. Viswanathan Threshold Voltage Degradation in Plasma Damage CMOS Transistors-Role of Electron and Hole Traps Related to Charging Damage. Microelectron. Reliab,1996, 36(11/12):1627-1630.
  • 9SANG U KIM, ALBERT F PUTTLITZ. Plasma Process Induced Device Degradation. IEEE Transactions on Components,Hybrids, and Manufacturing Technology, Dec. 1985,8(4): 550-555.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部