期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

驱动器等效电路模型中电阻及电容的计算

Resistance and Capacitance Calculation for Driver's Equivalent Circuit Model
下载PDF
导出
摘要 为了找到一种计算驱动器的戴维南等效电路模型中电阻和电容值的方法,在负载电容分别取最小和最大值时,从驱动器输出仿真曲线上选择2个不同的输出电压,根据其对应的门负载延迟解出输出电阻和电容.计算结果表明,当输出电压从终值电压的30%、40%和50%中选择任意2个参考电压时,算出的输出电阻和电容值绘制的驱动器输出曲线较逼近Spice仿真曲线. A method to compute the resistance and capacitance parameters for driver＇s Thevenan equivalent circuit model was presented. Based on the minimum and maximum load capacitance, with two different output voltages chosen from the driver＇s output simulation curve, the output resistance and capacitance are derived according to the corresponding gate load delays. The results show that the driver＇s output curve plotted according to the calculated resistance and capacitance fits the Spice simulation curve well for output voltages chosen from 30%, 40%, or 50% of the final value.
作者 尹国丽 刘彦松 林争辉
机构地区 上海交通大学电子工程系
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2005年第9期1563-1568,共6页 Journal of Shanghai Jiaotong University
基金 国家高技术研究发展计划(863)项目(2002AA1Z1190)
关键词 驱动器 输出电阻 有效电容 分段函数 模型映射 driver output resistance effective capacitance multi-piecewise function model mapping
分类号 TN47 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献9

  • 1Kahng A B, Masuko K, Muddu S. Delay models for MCM interconnects when response is non-monotone [A]. Proceedings of the 1997 IEEE Multi-Chip Module Conference [C]. Santa Cruz, CA: IEEE, 1997.102-107.
  • 2尹国丽,林争辉.一种新的RLC互连解析延时模型的建立[J].上海交通大学学报,2003,37(10):1570-1573. 被引量：3
  • 3Kahng A B, Masuko K, Muddu S. Analytical delay models for VLSI interconnects under ramp input[A].Proceedings of the 33rd ACM/IEEE International Conference on Computer-Aided Design [C]. Santa Clara: ACM Press, 1996.30-36.
  • 4尹国丽,林争辉.集总RLC互连树的建模及门负载延迟的近似计算[J].计算机辅助设计与图形学学报,2005,17(2):215-222. 被引量：2
  • 5Huang X J, Cao Y, Sylvester D, et al . Analytical performance models for RLC interconnects and application to clock optimization [A]. Proceedings of the 15th IEEE International ASIC/SOC Conference[C].Rochester, New York: IEEE, 2002. 353-357.
  • 6Kahng A B, Muddu S. Improved effective capacitance computations for use in logic and layout optimization [A]. Proceedings of 12th International Conference on VLSI Design[C]. [s. l. ]: IEEE Computer Society,1999. 578-582.
  • 7Dartu F, Menezes N, Qian J, et al. A gate-delay model for high-speed CMOS circuits[A]. Proceedings of the 31st Annual Conference on Design Automation Conference[C]. San Diego, CA: ACM Press, 1994.576-580.
  • 8Qian J, Pullela S, Pillage L. Modeling the effective capacitance for the RC interconnect of CMOS gates [J]. IEEE Transactions on Computer-aided Design,1994, 13(12): 1526-1535.
  • 9Cao Y, Sato T, Sylvester D, et al. New paradigm of predictive MOSFET and interconnect modeling for early circuit design[A]. Proceedings of IEEE Custom Integrated Circuits Conference[C]. Orlando, Florida:IEEE Solid-State Circuits Society, 2000. 201-204.

二级参考文献17

  • 1Cheng C K, Lillis J, Lin S, et al. Interconnection analysis and synthesis[M]. New York: John Wiley & Sons Inc, 1999.
  • 2Kahng Andrew B, Muddu Sudhakar. An analytical delay model for RLC interconnections [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997,16 (11 ) : 1507-1514.
  • 3Ismail Yehea I, Friedman Eby G, Neves Jose L.Equivalent elmore delay for RLC trees[A]. Proceedings of the 36th ACM/IEEE Conference on DAC [C]. New Orleans, LA, USA. ACM Press,1999.715-720.
  • 4Banerjee Kaustav,Mehrotra Amit. Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling[J].IEEE Symposium on VLSI Circuits, 2001,6 :14- 16.
  • 5Banerjee Kaustav, Mehrotra Amit. Analysis of onchip inductance effects using a novel performance optimization methodology for distributed RLC interconnections [A]. Proceedings of the 38th ACM/IEEE conference on DAC [C]. Las Vegas, NV, USA:ACM Press, 2001,6 : 18- 22.
  • 6Elmore W C. The transient response of damped linear networks with particular regard to wideband amplifiers [J]. J App Phys, 1958,19 (1) : 55- 63.
  • 7Kahng A B, Muddu S. Efficient gate delay modeling for large interconnect loads [A]. In: Proceedings of IEEE Multi-chip Module Conference, Santa Cruz, 1996. 202～207
  • 8Ismail Y I, Friedman E G. DTT: Direct truncation of the transfer function-An alterative to moment matching for tree structured interconnect [J]. IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, 2002, 21 (2):131 ～ 144
  • 9Kahng A B, Muddu S. Gate load delay computation using analytical models [A]. In: Proceedings of Asia-Pacific Conference on Circuits and Systems, Seoul, 1996. 433～436
  • 10Tutuianu B, Dartu F, Pileggi L. An explicit RC-circuit delay approximation based on the first three moments of the impulse response [A]. In: Proceedings of IEEE/ACM Design Automation Conference, Las Vegas, 1996. 611～616

共引文献3

上海交通大学学报
2005年 第9期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部