期刊文献+

基于语法树的实时动态电压调节低功耗算法 被引量:12

A Real-Time Dynamic Voltage Scaling Algorithm Based on Syntax Tree for Low Power
下载PDF
导出
摘要 动态电压调节是一种有效的低功耗技术.使用这种技术,编译器指导的动态电压调节能够有效地降低系统功耗.提出了基于语言语法树的实时动态电压调节低功耗算法.该算法在静态程序最差时间分析方法的辅助下,通过在程序内部自动插入电压调节代码来实现电压调节.在RTLPower(real-timelow-power)实时低功耗系统上完成了算法的实现,对嵌入式测试,程序集的初步测试证明该算法最大可节省50%的能量消耗. Dynamic voltage scaling is an effective low-power technique. Using the technique, compiler-directed dynamic voltage scaling can reduce computer's energy consumption effectively. Based on programming language's syntax tree, a real-time dynamic voltage scaling algorithm for low power is presented, and the algorithm assisted with static timing analysis could make intra-task dynamic voltage scaling by automatically inserting dynamic voltage scaling source code. The algorithm has been realized in the real-time low-power system RTLPower, and obtained energy reduction of up to 50 percent over no power management in some real-time embedded benchmarks.
出处 《软件学报》 EI CSCD 北大核心 2005年第10期1726-1734,共9页 Journal of Software
基金 国家高技术研究发展计划(863)~~
关键词 编译器 语法树 实时 动态电压调节 低功耗 RTLPower compiler syntax tree real-time dynamic voltage scaling low-power RTLPower
  • 相关文献

参考文献20

  • 1Semiconductor Industry Association (SIA). Int'l technology roadmap for semiconductors 2003 edition. http:∥public.itrs.net.
  • 2Lahiri K, Raghunathan A, Dey S, Panigrahi D. Battery-Driven system design: A new frontier in low power design. In: IEEE, ed.Proc. of the ASP-DAC/7th Asia and South Pacific and the 15th Int'l Conf. on VLSI Design. Washington: IEEE Computer Society Press, 2002. 261-267.
  • 3Mudge T. Power: A first class design constraint for future architectures. In: Valero M, Prasanna VK, Vajapeyam S, eds. Proc. of the High Performance Computing-HiPC 2000: 7th Int'l Conf. German: Springer-Verlag GmbH, 2000. 215-224.
  • 4Rabaey JM, Chandrakasan A, Nikolic B. Digital Integrated Circuits: A Design Perspective. 2004.
  • 5Weiser M, Welch B, Demers A, Shenker S. Scheduling for reduced CPU energy. In: USENIX, ed. Proc. of the 1 st USENIX Symp.on Operating Systems Design and Implementation. New York: The Advanced Computing Systems Association, 1994. 13-23.
  • 6Lorch JR. Operating systems techniques for reducing processor energy consumption [Ph.D. Thesis]. Berkeley: University of California, 2001.
  • 7Mosse D, Aydin H, Childers B, Melhem R. Compiler-Assisted dynamic power-aware scheduling for real-time applications. In:ACM ed. Proc. of the Workshop on Compilers and Operating Systems for Low-Power (COLP 2000). New York: ACM Press, 2000.194-203.
  • 8Shin DK, Kim JH, Lee SS. Intra-Task voltage scheduling for low-energy hard real-time applications. IEEE Design & Test of Computers, 2001,18(2):20-30.
  • 9Saputra H, Kandemir M, Vijaykrishnan N, Irwin MJ, Hu JS. Energy-Conscious compilation based on voltage scaling. In: ACM, ed.Proc. of the Sigplan Joint Conf. on Languages, Compilers, and Tools for Embedded Systems and Software and Compilers for Embedded Systems. New York: ACM Press, 2002. 1-10.
  • 10Gruian F. Hard real-time scheduling for low-energy using stochastic data and DVS processors. In: ACM, ed. Proc. of the Int'l Symp. on Low-Power Electronics and Design. New York: ACM Press, 2001.46-51.

二级参考文献38

  • 1Li ZY, Wang C, Xu R. Computation offioading to save energy on handheld devices: A partition scheme. In: ACM, ed. Proc. of the Int'l Conf. on Compilers, Architecture, and Synthesis for Embedded Systems. New York: ACM Press, 2001. 238~246.
  • 2Stemm M, Katz RH. Measuring and reducing energy consumption of network interfaces in hand-held devices. IEEE Trans. on Communications, 1997,E80-B(8):1125-1131.
  • 3Chase JS, Anderson DC, Thakar PN, Vahdat AM. Managing energy and server resources in hosting centers. In: ACM, ed. Proc. of the 18th ACM Symp. on Operating Systems Principles. New York: ACM Press, 2001. 1-14.
  • 4Duarte D, Narayanan V, Irwin MJ. Impact of technology scaling in the clock system power. In: IEEE, ed. Proc. of the IEEE Computer Society Annual Symp. on VLSI (ISVLSI 2002). Washington: IEEE Computer Society Press, 2002. 1~6.
  • 5Elnozahy M, Kistler M, Rajamony R. Energy conservation policies for Web servers. In: USENIX, ed. Proc. of the 4th USENIX Syrup. on Internet Technologies and Systems. New York: The Advanced Computing Systems Association, 2003.1~14.
  • 6Psilogeorgopoulos M, Munteanu M, Chuang T-S. Ivey PA, Seed L. Contemporary techniques for lower power circuit design,PREST Deliverable D2.1. The University of Sheffield, 1998. 1~91. http://www.shef, ac.uk/eee/esg/lowpower/pdf-papers/prestd2.1 .pdf
  • 7Klaiber A. The technology behind CrnsoeTM processors-Low-Power x86-Compatible processors implemented with code morphingTM software. Transmeta Corporation, 2000. 1-18.
  • 8Rele S, Pande S, Onder S, Gupta R. Optimizing static power dissipation by functional units in superscalar processor. In: Rele S, ed.Proc. of the 33rd Annual IEEE/ACM Int'l Symp. on Microarchitecture. Grenoble: Springer-Verlag, 2000. 261~275.
  • 9Swaminathany V, Chakrabartyy K, Iyenga SS. Dynamic I/O power management for hard real-time systems. In: ACM, ed. Int'l Symp. on Software/Hardware Co-Design (CODES 2001). New York: ACM Press, 2001. 1-6.
  • 10Weiser W, Welch B, Demers A, Shenker S. Scheduling for reduced CPU energy. In: USENIX, ed. Proc. of the 1st USENIX Symp.on Operating Systems Design and Implementation. New York: The Advanced Computing Systems Association, 1994. 1~11.

共引文献6

同被引文献243

引证文献12

二级引证文献116

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部