期刊文献+

多位快速加法器的设计 被引量:3

Design of the multi-bit rapid adder
下载PDF
导出
摘要 加法运算在计算机中是最基本的,也是最重要的运算。传统的快速加法器是使用超前进位加法器,但其存在着电路不规整,需要长线驱动等缺点。文章提出了采用二叉树法设计加法器的方法,用该方法实现的加法器,具有电路规整、易于扩展及速度快等优点。 In a computer ,which is comprised of some logic parts with serial logic functions ,the adder is the most basic and important logic circuit, but the traditional rapid adder circuit uses the carry look-ahead adder, which has some shortcomings, such as abnormity, needing long-line drive. In this paper, a binary tree-based adder method is presented, which improves the performance of the adder in the aspecst of regularity, extension and speed.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2005年第10期1281-1283,共3页 Journal of Hefei University of Technology:Natural Science
关键词 半加器 全加器 超前进位加法器 二叉树法 half adder full adder carry look-ahead adder binary tree
  • 相关文献

参考文献8

  • 1Hodges D A, Jackson H G. Analysis and design of digital integrated circuits [M]. New York: McGraw-Hill Book Company, 1998.23-25.
  • 2Lehman M, Burla N. Skip techniques for high-speed carry propagation in binary arithmetic units[J]. IRE Transactions on Electronic Computers, 1961,6 (12): 691- 698.
  • 3Koren I. Computer arithmetic algorithms[M]. New York:Prentice Hall, 1993.31- 78.
  • 4Lee S C. Microelectronics [M]. New York: McGraw-Hill Book Company,1979.50-51.
  • 5Wakerly J F. Digital design principles and pactices[M].Englewood Cliffs, NJ: Prentice Hall, 1994. 20- 30.
  • 6Timoth J, Albert F, Schlegel, et al. IBM's S/390 micro processor[J]. IEEE MICRO,1999,19(2) :12-23.
  • 7Kessler R E. The alpha 21264 microprocessor[J]. IEEE MICRO,1999,19(2):24-36.
  • 8谢莹,陈琳.16位超前进位加法器的设计[J].合肥工业大学学报(自然科学版),2004,27(4):450-454. 被引量:8

二级参考文献2

共引文献7

同被引文献14

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部